

# LMK0482xB

## Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs


Check for Samples: [LMK04826B](#), [LMK04828B](#)

## 1 INTRODUCTION

### 1.1 Features

- JEDEC JESD204B Support
- Ultra-Low RMS Jitter and Performance
  - 88 fs RMS jitter (12 kHz to 20 MHz)
  - 91 fs RMS jitter (100 Hz to 20 MHz)
  - –162.5 dBc/Hz noise floor at 245.76 MHz
- Up to 14 Differential Device Clocks from PLL2
  - Up to 7 SYSREF Clocks
  - Maximum clock output frequency 3.1 GHz
  - LVPECL, LVDS, HSDS, LCPECL programmable outputs from PLL2
- Up to 1 buffered VCXO/Crystal output from PLL1
  - LVPECL, LVDS, 2xLVCMOS programmable
- Dual Loop PLLatinum™ PLL Architecture
- PLL1
  - Up to 3 redundant input clocks
    - Automatic and manual switch-over modes
    - Hitless switching and LOS
- Integrated Low-Noise Crystal Oscillator Circuit
- Holdover mode when input clocks are lost
- PLL2
  - Normalized [1 Hz] PLL noise floor of –227 dBc/Hz
  - Phase detector rate up to 155 MHz
  - OSCin frequency-doubler
  - Two Integrated Low-Noise VCOs
- 50% duty cycle output divides, 1 to 32 (even and odd)
- Precision digital delay, dynamically adjustable
- 25 ps step analog delay
- Multi-mode: Dual PLL, single PLL, and clock distribution in 0 delay option
- Industrial Temperature Range: –40 to 85°C
- 3.15 V to 3.45 V operation
- Package: 64-pin QFN (9.0 x 9.0 x 0.8 mm)

| Device   | VCO0 Frequency   | VCO1 Frequency   |
|----------|------------------|------------------|
| LMK04826 | 1840 to 1970 MHz | 2440 to 2505 MHz |
| LMK04828 | 2370 to 2630 MHz | 2920 to 3080 MHz |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PLLatinum is a trademark of Texas Instruments.

## 1.2 Applications

- **Wireless Infrastructure**
- **Data Converter Clocking**
- **Networking, SONET/SDH, DSLAM**
- **Medical / Video / Military / Aerospace**
- **Test and Measurement**

## 1.3 Description

The LMK04820 family is the industry's highest performance clock conditioner with JEDEC JESD204B support.

The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters or other logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B applications, each of the 14 outputs can individually be configured as a high performance outputs for traditional clocking systems.

The high performance combined with features like the ability to trade off between power or performance, dual VCOs, dynamic digital delay, holdover, glitchless analog delay make the LMK04820 family ideal for providing flexible high performance clocking trees.

## 1.4 Device Configuration Information

| NSID         | Reference Inputs <sup>(1)</sup> | OSCOut (Buffered OSCin Clock) LVDS/ LVPECL/ LVC MOS <sup>(1)</sup> | PLL2 Programmable LVDS/LVPECL/HSDS Outputs | VCO0 Frequency   | VCO1 Frequency   |
|--------------|---------------------------------|--|--|------------------|------------------|
| LMK04826BISQ | Up to 3                         | Up to 1  | 14   | 1840 to 1970 MHz | 2440 to 2505 MHz |
| LMK04828BISQ | Up to 3                         | Up to 1  | 14   | 2370 to 2630 MHz | 2920 to 3080 MHz |

(1) OSCOut may also be third clock input, CLKin2.

## 1.5 Functional Block Diagrams and Operating Modes

The LMK04820 Family is a flexible device that can be configured for many different use cases. The following simplified block diagrams help show the user the different use cases of the device.

### 1.5.1 DUAL PLL

Figure 1-1 illustrates the typical use case of the LMK04820 family in dual loop mode. In dual loop mode the reference to PLL1 from CLKIn0, CLKIn1, or CLKIn2. An external VCXO or tunable crystal will be used to provide feedback for the first PLL and a reference to the second PLL. This first PLL cleans the jitter with the VCXO or low cost tunable crystal by using a narrow loop bandwidth. The VCXO or tunable crystal output may be buffered through the OSCout port. The VCXO or tunable crystal is used as the reference to PLL2 and may be doubled using the frequency doubler. The internal VCO drives up to seven divide/delay blocks which drive up to 14 clock outputs.

Hitless switching and holdover functionality are optionally available when the input reference clock is lost. Holdover works by fixing the tuning voltage of PLL1 to the VCXO or tunable crystal.

It is also possible to use an external VCO in place of PLL2's internal VCO. In this case one less CLKIn is available as a reference.




Figure 1-1. Simplified Functional Block Diagram for Dual Loop Mode

Table 1-1. Dual Loop Mode Register Configuration

| Field          | Register Address | Function  | Value  | Selected Value                        |
|----------------|------------------|---|--------|---------------------------------------|
| PLL1_NCLK_MUX  | 0x13F            | Selects the input to the PLL1 N divider         | 0      | OSCin                                 |
| PLL2_NCLK_MUX  | 0x13F            | Selects the input to the PLL2 N divider         | 0      | PLL2_P                                |
| FB_MUX_EN      | 0x13F            | Enables the Feedback Mux                        | 0      | Disabled                              |
| FB_MUX         | 0x13F            | Selects the output of the Feedback Mux          | X      | Don't care because FB_MUX is disabled |
| OSCin_PD       | 0x140            | Powers down the OSCin port                      | 0      | Powered up                            |
| CLKin0_OUT_MUX | 0x147            | Selects where the output of CLKin0 is directed. | 2      | PLL1                                  |
| CLKin1_OUT_MUX | 0x147            | Selects where the output of CLKin1 is directed. | 2      | PLL1                                  |
| VCO_MUX        | 0x138            | Selects the VCO 0, 1 or an external VCO         | 0 or 1 | VCO 0 or VCO 1                        |

1.5.2 0-DELAY DUAL PLL

Figure 1-2 illustrates the use case of cascaded 0-delay dual loop mode. This configuration differs from dual loop mode Figure 1-1 in that the feedback for PLL2 is driven by a clock output instead of the VCO output. Figure 1-3 illustrates the use case of nested 0-delay dual loop mode. This configuration is similar to the dual PLL in Section 1.5.1 except that the feedback to the first PLL is driven by a clock output. This causes the clock outputs to have deterministic phase relationship with the clock input. Since all the clock outputs can be synchronized together, all the clock outputs can share the same deterministic phase relationship with the clock input signal. The feedback to PLL1 can be connected internally as shown using CLKout6, CLKout8, SYSREF, or externally using FBCLKin (CLKin1).

It is also possible to use an external VCO in place of PLL2's internal VCO; but one less CLKin is available as a reference and external 0-delay feedback is not available.




Figure 1-2. Simplified Functional Block Diagram for Cascaded 0-delay Dual Loop Mode

Table 1-2. Cascaded 0-delay Dual Loop Mode Register Configuration

| Field          | Register Address | Function  | Value      | Selected Value                            |
|----------------|------------------|---|------------|---|
| PLL1_NCLK_MUX  | 0x13F            | Selects the input to the PLL1 N divider.        | 0          | OSCin                                     |
| PLL2_NCLK_MUX  | 0x13F            | Selects the input to the PLL2 N divider         | 1          | Feedback Mux                              |
| FB_MUX_EN      | 0x13F            | Enables the Feedback Mux.                       | 1          | Feedback Mux Enabled                      |
| FB_MUX         | 0x13F            | Selects the output of the Feedback Mux.         | 0, 1, or 2 | Select between DCLKout6, DCLKout8, SYSREF |
| OSCin_PD       | 0x140            | Powers down the OSCin port.                     | 0          | Powered up                                |
| CLKin0_OUT_MUX | 0x147            | Selects where the output of CLKin0 is directed. | 0          | PLL1                                      |
| CLKin1_OUT_MUX | 0x147            | Selects where the output of CLKin1 is directed. | 0 or 2     | Fin or PLL1                               |
| VCO_MUX        | 0x138            | Selects the VCO 0, 1 or an external VCO         | 0 or 1     | VCO 0 or VCO 1                            |




Figure 1-3. Simplified Functional Block Diagram for Nested 0-delay Dual Loop Mode

Table 1-3 illustrates nested 0-delay mode. This is the same as cascaded except the clock out feedback is to PLL1. The CLKin and CLKout have the same deterministic phase relationship but the VCXO's phase will not be deterministic to the CLKin or CLKouts.

Table 1-3. Nested 0-delay Dual Loop Mode Register Configuration

| Field          | Register Address | Function  | Value      | Selected Value                            |
|----------------|------------------|---|------------|---|
| PLL1_NCLK_MUX  | 0x13F            | Selects the input to the PLL1 N divider.        | 1          | Feedback Mux                              |
| PLL2_NCLK_MUX  | 0x13F            | Selects the input to the PLL2 N divider         | 0          | PLL2 P                                    |
| FB_MUX_EN      | 0x13F            | Enables the Feedback Mux.                       | 1          | Enabled                                   |
| FB_MUX         | 0x13F            | Selects the output of the Feedback Mux.         | 0, 1, or 2 | Select between DCLKout6, DCLKout8, SYSREF |
| OSCin_PD       | 0x140            | Powers down the OSCin port.                     | 0          | Powered up                                |
| CLKin0_OUT_MUX | 0x147            | Selects where the output of CLKin0 is directed. | 2          | PLL1                                      |
| CLKin1_OUT_MUX | 0x147            | Selects where the output of CLKin1 is directed. | 0 or 2     | Fin or PLL1                               |
| VCO_MUX        | 0x138            | Selects the VCO 0, 1 or an external VCO         | 0 or 1     | VCO 0 or VCO 1                            |

## 1.5.3 DETAILED LMK04820 FAMILY BLOCK DIAGRAM

Figure 1-4 illustrates the complete LMK04820 family block diagram.




Figure 1-4. Detailed LMK04820 Family Block Diagram

1.6 Connection Diagram

64-Pin QFN Package




Table 1-4. Pin Descriptions (1)

| Pin Number | Name(s)               | I/O | Type         | Description  |
|------------|-----------------------|-----|--------------|--|
| 1, 2       | DCLKout0, DCLKout0*   | O   | Programmable | Device clock output 0.   |
| 3, 4       | SDCLKout1, SDCLKout1* | O   | Programmable | SYSREF / Device clock output 1   |
| 5          | RESET/GPO             | I/O | CMOS         | Device reset input or GPO  |
| 6          | SYNC/SYSREF_REQ       | I/O | CMOS         | Synchronization input or programmable status pin or SYSREF_REQ for requesting continuous SYSREF. |
| 7, 8, 9    | NC                    |     |              | No Connection. These pins must be left floating.   |
| 10         | Vcc1_VCO              |     | PWR          | Power supply for VCO LDO.  |
| 11         | LDObyp1               |     | ANLG         | LDO Bypass, bypassed to ground with 10 μF capacitor.   |
| 12         | LDObyp2               |     | ANLG         | LDO Bypass, bypassed to ground with a 0.1 μF capacitor.  |
| 13, 14     | SDCLKout3, SDCLKout3* | O   | Programmable | SYSREF / Device Clock output 3.  |
| 15, 16     | DCLKout2, DCLKout2*   | O   | Programmable | Device clock output 2.   |
| 17         | Vcc2_CG1              |     | PWR          | Power supply for clock outputs 2 and 3.  |
| 18         | CS*                   | I   | CMOS         | Chip Select  |
| 19         | SCK                   | I   | CMOS         | SPI Clock  |

(1) See Section 7.2 section for recommended connections.

**Table 1-4. Pin Descriptions <sup>(1)</sup> (continued)**

| Pin Number | Name(s)                    | I/O | Type         | Description  |
|------------|----------------------------|-----|--------------|--|
| 20         | SDIO                       | I/O | CMOS         | SPI Data   |
| 21         | Vcc3_SYSREF                |     | PWR          | Power supply for SYSREF divider and SYNC.                        |
| 22, 23     | SDCLKout5,<br>SDCLKout5*   | O   | Programmable | SYSREF / Device clock output 5.                                  |
| 24, 25     | DCLKout4,<br>DCLKout4*     | O   | Programmable | Device clock output 4.   |
| 26         | Vcc4_CG2                   |     | PWR          | Power supply for clock outputs 4, 5, 6 and 7.                    |
| 27, 28     | DCLKout6,<br>DCLKout6*     | O   | Programmable | Device clock output 6.   |
| 29, 30     | SDCLKout7,<br>SDCLKout7*   | O   | Programmable | SYSREF / Device clock output 7.                                  |
| 31         | Status_LD1                 | I/O | Programmable | Programmable status pin.   |
| 32         | CPout1                     | O   | ANLG         | Charge pump 1 output.  |
| 33         | Vcc5_DIG                   |     | PWR          | Power supply for the digital circuitry.                          |
| 34, 35     | CLKin1, CLKin1*            | I   | ANLG         | Reference Clock Input Port for PLL1.                             |
|            | FBCLKin,<br>FBCLKin*       | I   | ANLG         | Feedback input for external clock feedback input (0–delay mode). |
|            | Fin, Fin*                  | I   | ANLG         | External VCO Input (External VCO mode).                          |
| 36         | Vcc6_PLL1                  |     | PWR          | Power supply for PLL1, charge pump 1.                            |
| 37, 38     | CLKin0, CLKin0*            | I   | ANLG         | Reference Clock Input Port 0 for PLL1.                           |
| 39         | Vcc7_OSCout                |     | PWR          | Power supply for OSCout port.                                    |
| 40,41      | OSCout, OSCout*            | O   | Programmable | Buffered output of OSCin port.                                   |
| 42         | Vcc8_OSCin                 |     | PWR          | Power supply for OSCin   |
| 43, 44     | OSCin, OSCin*              | I   | ANLG         | Feedback to PLL1, Reference input to PLL2. AC coupled.           |
| 45         | Vcc9_CP2                   |     | PWR          | Power supply for PLL2 Charge Pump.                               |
| 46         | CPout2                     | O   | ANLG         | Charge pump 2 output.  |
| 47         | Vcc10_PLL2                 |     | PWR          | Power supply for PLL2.   |
| 48         | Status_LD2                 | I/O | Programmable | Programmable status pin.   |
| 49, 50     | SDCLKout9,<br>SDCLKout9*   | O   | Programmable | SYSREF / Device clock 9  |
| 51, 52     | DCLKout8,<br>DCLKout8*     | O   | Programmable | Device clock output 8.   |
| 53         | Vcc11_CG3                  |     | PWR          | Power supply for clock outputs 8, 9, 10, and 11.                 |
| 54, 55     | DCLKout10,<br>DCLKout10*   | O   | Programmable | Device clock output 10.  |
| 56, 57     | SDCLKout11,<br>SDCLKout11* | O   | Programmable | SYSREF / Device clock output 11.                                 |
| 58         | CLKin_SEL0                 | I/O | Programmable | Programmable status pin.   |
| 59         | CLKin_SEL1                 | I/O | Programmable | Programmable status pin.   |
| 60, 61     | SDCLKout13,<br>SDCLKout13* | O   | Programmable | SYSREF / Device clock output 13.                                 |
| 62, 63     | DCLKout12,<br>DCLKout12*   | O   | Programmable | Device clock output 12.  |
| 64         | Vcc12_CG0                  |     | PWR          | Power supply for clock outputs 0, 1, 12, and 13.                 |
| DAP        | DAP                        |     | GND          | DIE ATTACH PAD, connect to GND.                                  |



|          |  |                           |          |  |                           |
|----------|--|---------------------------|----------|--|---------------------------|
| <b>1</b> | <b>INTRODUCTION</b>  | <b><a href="#">1</a></b>  | 4.7      | Internal VCOs                          | <a href="#">29</a>        |
| 1.1      | Features   | <a href="#">1</a>         | 4.8      | External VCO Mode                      | <a href="#">29</a>        |
| 1.2      | Applications   | <a href="#">2</a>         | 4.9      | Clock Distribution                     | <a href="#">29</a>        |
| 1.3      | Description  | <a href="#">2</a>         | 4.10     | 0-Delay                                | <a href="#">31</a>        |
| 1.4      | Device Configuration Information   | <a href="#">2</a>         | 4.11     | Status Pins                            | <a href="#">31</a>        |
| 1.5      | Functional Block Diagrams and Operating Modes  | <a href="#">3</a>         | <b>5</b> | <b>FUNCTIONAL DESCRIPTIONS</b>         | <b><a href="#">32</a></b> |
| 1.6      | Connection Diagram   | <a href="#">7</a>         | 5.1      | Modes Of Operation                     | <a href="#">32</a>        |
| <b>2</b> | <b>ELECTRICAL SPECIFICATIONS</b>   | <b><a href="#">10</a></b> | 5.2      | SYNC/SYSREF                            | <a href="#">32</a>        |
| 2.1      | Absolute Maximum Ratings   | <a href="#">10</a>        | 5.3      | JEDEC JESD204B                         | <a href="#">35</a>        |
| 2.2      | Package Thermal Resistance   | <a href="#">10</a>        | 5.4      | Digital Delay                          | <a href="#">37</a>        |
| 2.3      | Recommended Operating Conditions   | <a href="#">10</a>        | 5.5      | SYSREF to Device Clock Alignment       | <a href="#">41</a>        |
| 2.4      | Electrical Characteristics   | <a href="#">11</a>        | 5.6      | Input Clock Switching                  | <a href="#">42</a>        |
| 2.5      | SPI Timing Diagram   | <a href="#">24</a>        | 5.7      | Digital Lock Detect                    | <a href="#">43</a>        |
| 2.6      | Differential Voltage Measurement Terminology   | <a href="#">25</a>        | 5.8      | Holdover                               | <a href="#">44</a>        |
| <b>3</b> | <b>TYPICAL PERFORMANCE CHARACTERISTICS</b>   | <b><a href="#">26</a></b> | <b>6</b> | <b>GENERAL PROGRAMMING INFORMATION</b> | <b><a href="#">46</a></b> |
| 3.1      | Clock Output AC Characteristics  | <a href="#">26</a>        | 6.1      | Recommended Programming Sequence       | <a href="#">46</a>        |
| <b>4</b> | <b>FEATURES</b>  | <b><a href="#">28</a></b> | 6.2      | Register Map                           | <a href="#">47</a>        |
| 4.1      | Jitter Cleaning  | <a href="#">28</a>        | 6.3      | Device Register Descriptions           | <a href="#">51</a>        |
| 4.2      | JEDEC JESD204B Support   | <a href="#">28</a>        | <b>7</b> | <b>APPLICATION INFORMATION</b>         | <b><a href="#">90</a></b> |
| 4.3      | Three PLL1 Redundant Reference Inputs<br>(CLKin0/CLKin0*, CLKin1/CLKin1*, and<br>CLKin2/CLKin2*) | <a href="#">28</a>        | 7.1      | Digital Lock Detect Frequency Accuracy | <a href="#">90</a>        |
| 4.4      | VCXO/Crystal Buffered Output   | <a href="#">28</a>        | 7.2      | Pin Connection Recommendations         | <a href="#">90</a>        |
| 4.5      | Frequency Holdover   | <a href="#">29</a>        | 7.3      | Driving CLKin AND OSCin Inputs         | <a href="#">91</a>        |
| 4.6      | PLL2 Integrated Loop Filter Poles  | <a href="#">29</a>        | 7.4      | Power Supply                           | <a href="#">93</a>        |
|          |  |                           | 7.5      | Thermal Management                     | <a href="#">94</a>        |

## 2 ELECTRICAL SPECIFICATIONS

### 2.1 Absolute Maximum Ratings <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

| Parameter  | Symbol    | Ratings                    | Units |
|--|-----------|----------------------------|-------|
| Supply Voltage <sup>(4)</sup>  | $V_{CC}$  | -0.3 to 3.6                | V     |
| Input Voltage  | $V_{IN}$  | -0.3 to ( $V_{CC} + 0.3$ ) | V     |
| Storage Temperature Range  | $T_{STG}$ | -65 to 150                 | °C    |
| Lead Temperature (solder 4 seconds)  | $T_L$     | +260                       | °C    |
| Junction Temperature   | $T_J$     | 150                        | °C    |
| Differential Input Current (CLKinX/X*, OSCin/OSCin*, FBCLKin/FBCLKin*, Fin/Fin*) | $I_{IN}$  | ± 5                        | mA    |
| Moisture Sensitivity Level   | MSL       | 3                          |       |

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not assure specific performance limits. For assured specifications and test conditions, see the Electrical Characteristics. The assured specifications apply only to the test conditions listed.
- (2) This device is a high performance RF integrated circuit with an ESD rating up to 2 kV Human Body Model, up to 150 V Machine Model, and up to 250 V Charged Device Model and is ESD sensitive. Handling and assembly of this device should only be done at ESD-free workstations.
- (3) Stresses in excess of the absolute maximum ratings can cause permanent or latent damage to the device. These are absolute stress ratings only. Functional operation of the device is only implied at these or any other conditions in excess of those given in the operation sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.
- (4) Never to exceed 3.6 V.

### 2.2 Package Thermal Resistance

**Table 2-1. 64-Lead QFN**

| Symbol                | Thermal Metric <sup>(1)</sup>                               | LMK0482xB | Units |
|-----------------------|---|-----------|-------|
|                       |   | NKD       |       |
|                       |   | 64 Pins   |       |
| $\theta_{JA}$         | Junction-to-ambient thermal resistance <sup>(2)</sup>       | 24.3      | °C/W  |
| $\theta_{JC(TOP)}$    | Junction-to-case(top) thermal resistance <sup>(3)</sup>     | 6.1       |       |
| $\theta_{JB}$         | Junction-to-board thermal resistance <sup>(4)</sup>         | 3.5       |       |
| $\Psi_{JT}$           | Junction-to-top characterization parameter <sup>(5)</sup>   | 0.1       |       |
| $\Psi_{JB}$           | Junction-to-board characterization parameter <sup>(6)</sup> | 3.5       |       |
| $\theta_{JC(BOTTOM)}$ | Junction-to-case(bottom) thermal resistance <sup>(7)</sup>  | 0.7       |       |

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case(top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\Psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\Psi_{JB}$  estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case(bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

### 2.3 Recommended Operating Conditions

| Parameter            | Symbol   | Min  | Typical | Max  | Unit |
|----------------------|----------|------|---------|------|------|
| Junction Temperature | $T_J$    |      |         | 125  | °C   |
| Ambient Temperature  | $T_A$    | -40  | 25      | 85   | °C   |
| Supply Voltage       | $V_{CC}$ | 3.15 | 3.3     | 3.45 | V    |

## 2.4 Electrical Characteristics

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are not assured.)

| Symbol  | Parameter  | Conditions   | Min   | Typ | Max             | Units           |
|---|--|--|-------|-----|-----------------|-----------------|
| <b>Current Consumption</b>  |  |  |       |     |                 |                 |
| I <sub>CC_PD</sub>  | Power Down Supply Current  |  |       | 1   | 3               | mA              |
| I <sub>CC_CLKS</sub>  | Supply Current <sup>(1)</sup>  | 14 HSDS 8 mA clocks enabled<br>PLL1 and PLL2 locked.                                   |       | 565 | 665             | mA              |
| <b>CLKin0/0*, CLKin1/1*, and CLKin2/2* Input Clock Specifications</b> |  |  |       |     |                 |                 |
| f <sub>CLKin</sub>  | Clock Input Frequency  |  | 0.001 |     | 750             | MHz             |
| SLEW <sub>CLKin</sub>   | Clock Input Slew Rate <sup>(2)</sup>                                   | 20% to 80%   | 0.15  | 0.5 |                 | V/ns            |
| V <sub>ID</sub> CLKin   | Clock Input<br>Differential Input Voltage <sup>(3)</sup><br>Figure 2-2 | AC coupled   | 0.125 |     | 1.55            | V               |
| V <sub>SS</sub> CLKin   |  |  | 0.25  |     | 3.1             | V <sub>pp</sub> |
| V <sub>CLKin</sub>  | Clock Input<br>Single-ended Input Voltage                              | AC coupled to CLKinX;<br>CLKinX* AC coupled to Ground<br>CLKinX_BUF_TYPE = 0 (Bipolar) | 0.25  |     | 2.4             | V <sub>pp</sub> |
|   |  | AC coupled to CLKinX;<br>CLKinX* AC coupled to Ground<br>CLKinX_BUF_TYPE = 1 (MOS)     | 0.35  |     | 2.4             | V <sub>pp</sub> |
| V <sub>CLKinX-offset</sub>  | DC offset voltage between<br>CLKinX/CLKinX* (CLKinX* - CLKinX)         | Each pin AC coupled, CLKin0/1/2<br>CLKin0_BUF_TYPE = 0 (Bipolar)                       |       | 0   |                 | mV              |
|   |  | Each pin AC coupled, CLKin0/1<br>CLKinX_BUF_TYPE = 1 (MOS)                             |       | 55  |                 | mV              |
|   | DC offset voltage between<br>CLKin2/CLKin2* (CLKin2* - CLKin2)         | Each pin AC coupled<br>CLKin2_BUF_TYPE = 1 (MOS)                                       |       | 20  |                 | mV              |
| V <sub>CLKin</sub> - V <sub>IH</sub>                                  | High input voltage   | DC coupled to CLKinX;<br>CLKinX* AC coupled to Ground<br>CLKinX_BUF_TYPE = 1 (MOS)     | 2.0   |     | V <sub>CC</sub> | V               |
| V <sub>CLKin</sub> - V <sub>IL</sub>                                  | Low input voltage  |  | 0.0   |     | 0.4             | V               |
| <b>FBCLKin/FBCLKin* and Fin/Fin* Input Specifications</b>             |  |  |       |     |                 |                 |
| f <sub>FBCLKin</sub>  | Clock Input Frequency for<br>0-delay with external feedback.           | AC coupled<br>CLKin1_BUF_TYPE = 0 (Bipolar)  | 0.001 |     | 750             | MHz             |
| f <sub>Fin</sub>  | Clock Input Frequency for<br>external VCO or distribution mode.        | AC coupled <sup>(4)</sup><br>CLKin1_BUF_TYPE = 0 (Bipolar)                             | 0.001 |     | 3100            | MHz             |
| V <sub>FBCLKin/Fin</sub>  | Single Ended<br>Clock Input Voltage                                    | AC coupled<br>CLKin1_BUF_TYPE = 0 (Bipolar)  | 0.25  |     | 2.0             | V <sub>pp</sub> |
| SLEW <sub>FBCLKin/Fin</sub>   | Slew Rate on CLKin <sup>(2)</sup>                                      | AC coupled; 20% to 80%;<br>(CLKinX_BUF_TYPE = 0)                                       | 0.15  | 0.5 |                 | V/ns            |

- (1) See applications section [Section 7.4](#) for I<sub>cc</sub> for specific part configuration and how to calculate I<sub>cc</sub> for a specific design.
- (2) In order to meet the jitter performance listed in the subsequent sections of this data sheet, the minimum recommended slew rate for all input clocks is 0.5 V/ns. This is especially true for single-ended clocks. Phase noise performance will begin to degrade as the clock input slew rate is reduced. However, the device will function at slew rates down to the minimum listed. When compared to single-ended clocks, differential clocks (LVDS, LVPECL) will be less susceptible to degradation in phase noise performance at lower slew rates due to their common mode noise rejection. However, it is also recommended to use the highest possible slew rate for differential clocks to achieve optimal phase noise performance at the device outputs.
- (3) See [Section 2.6](#) for definition of V<sub>ID</sub> and V<sub>OD</sub> voltages.
- (4) Assured by characterization. ATE tested at 2949.12 MHz.

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are not assured.)

| Symbol   | Parameter  | Conditions  | Min  | Typ    | Max  | Units           |
|--|--|---|------|--------|------|-----------------|
| <b>PLL1 Specifications</b>                         |  |   |      |        |      |                 |
| f <sub>PD1</sub>                                   | PLL1 Phase Detector Frequency  |   |      |        | 40   | MHz             |
| I <sub>CPout1</sub> SOURCE                         | PLL1 Charge Pump Source Current <sup>(1)</sup>                       | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 0                      |      | 50     |      | μA              |
|  |  | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 1                      |      | 150    |      |                 |
|  |  | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 2                      |      | 250    |      |                 |
|  |  | ...   |      | ...    |      |                 |
|  |  | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 14                     |      | 1450   |      |                 |
|  |  | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 15                     |      | 1550   |      |                 |
| I <sub>CPout1</sub> SINK                           | PLL1 Charge Pump Sink Current <sup>(1)</sup>                         | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 0                      |      | -50    |      | μA              |
|  |  | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 1                      |      | -150   |      |                 |
|  |  | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 2                      |      | -250   |      |                 |
|  |  | ...   |      | ...    |      |                 |
|  |  | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 14                     |      | -1450  |      |                 |
|  |  | V <sub>CPout1</sub> = V <sub>CC</sub> /2, PLL1_CP_GAIN = 15                     |      | -1550  |      |                 |
| I <sub>CPout1</sub> %MIS                           | Charge Pump Sink / Source Mismatch                                   | V <sub>CPout1</sub> = V <sub>CC</sub> /2, T = 25 °C                             |      | 1      | 10   | %               |
| I <sub>CPout1</sub> VTUNE                          | Magnitude of Charge Pump Current Variation vs. Charge Pump Voltage   | 0.5 V < V <sub>CPout1</sub> < V <sub>CC</sub> - 0.5 V<br>T <sub>A</sub> = 25 °C |      | 4      |      | %               |
| I <sub>CPout1</sub> %TEMP                          | Charge Pump Current vs. Temperature Variation                        |   |      | 4      |      | %               |
| I <sub>CPout1</sub> TRI                            | Charge Pump TRI-STATE Leakage Current                                | 0.5 V < V <sub>CPout1</sub> < V <sub>CC</sub> - 0.5 V                           |      |        | 5    | nA              |
| PN10kHz  | PLL 1/f Noise at 10 kHz offset. Normalized to 1 GHz Output Frequency | PLL1_CP_GAIN = 350 μA   |      | -117   |      | dBc/Hz          |
|  |  | PLL1_CP_GAIN = 1550 μA  |      | -118   |      |                 |
| PN1Hz  | Normalized Phase Noise Contribution                                  | PLL1_CP_GAIN = 350 μA   |      | -221.5 |      | dBc/Hz          |
|  |  | PLL1_CP_GAIN = 1550 μA  |      | -223   |      |                 |
| <b>PLL2 Reference Input (OSCin) Specifications</b> |  |   |      |        |      |                 |
| f <sub>OSCin</sub>                                 | PLL2 Reference Input <sup>(2)</sup>                                  |   |      |        | 500  | MHz             |
| SLEW <sub>OSCin</sub>                              | PLL2 Reference Clock minimum slew rate on OSCin <sup>(3)</sup>       | 20% to 80%  | 0.15 | 0.5    |      | V/ns            |
| V <sub>OSCin</sub>                                 | Input Voltage for OSCin or OSCin*                                    | AC coupled; Single-ended (Unused pin AC coupled to GND)                         | 0.2  |        | 2.4  | V <sub>pp</sub> |
| V <sub>ID</sub> OSCin                              | Differential voltage swing<br>Figure 2-2                             | AC coupled  | 0.2  |        | 1.55 | V               |
| V <sub>SS</sub> OSCin                              |  |   | 0.4  |        | 3.1  | V <sub>pp</sub> |
| V <sub>OSCin-offset</sub>                          | DC offset voltage between OSCin/OSCin* (OSCinX* - OSCinX)            | Each pin AC coupled   |      | 20     |      | mV              |
| f <sub>doubler_max</sub>                           | Doubler input frequency <sup>(4)</sup>                               | EN_PLL2_REF_2X = 1 <sup>(5)</sup> ;<br>OSCin Duty Cycle 40% to 60%              |      |        | 155  | MHz             |

(1) This parameter is programmable

(2) F<sub>OSCin</sub> maximum frequency assured by characterization. Production tested at 122.88 MHz.

(3) In order to meet the jitter performance listed in the subsequent sections of this data sheet, the minimum recommended slew rate for all input clocks is 0.5 V/ns. This is especially true for single-ended clocks. Phase noise performance will begin to degrade as the clock input slew rate is reduced. However, the device will function at slew rates down to the minimum listed. When compared to single-ended clocks, differential clocks (LVDS, LVPECL) will be less susceptible to degradation in phase noise performance at lower slew rates due to their common mode noise rejection. However, it is also recommended to use the highest possible slew rate for differential clocks to achieve optimal phase noise performance at the device outputs.

(4) Assured by characterization. ATE tested at 122.88 MHz.

(5) The EN\_PLL2\_REF\_2X bit enables/disables a frequency doubler mode for the PLL2 OSCin path.

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol  | Parameter  | Conditions   | Min | Typ    | Max | Units  |
|---|--|--|-----|--------|-----|--------|
| <b>Crystal Oscillator Mode Specifications</b>             |  |  |     |        |     |        |
| F <sub>XTAL</sub>   | Crystal Frequency Range  | Fundamental mode crystal<br>ESR = 200 Ω (10 to 30 MHz)<br>ESR = 125 Ω (30 to 40 MHz) | 10  |        | 40  | MHz    |
| C <sub>IN</sub>   | Input Capacitance of OSCin port  | -40 to +85 °C  |     | 1      |     | pF     |
| <b>PLL2 Phase Detector and Charge Pump Specifications</b> |  |  |     |        |     |        |
| f <sub>PD2</sub>  | Phase Detector Frequency <sup>(1)</sup>  |  |     |        | 155 | MHz    |
| I <sub>CPout</sub> SOURCE                                 | PLL2 Charge Pump Source Current <sup>(2)</sup>   | V <sub>CPout2</sub> =V <sub>CC</sub> /2, PLL2_CP_GAIN = 0                            |     | 100    |     | μA     |
|   |  | V <sub>CPout2</sub> =V <sub>CC</sub> /2, PLL2_CP_GAIN = 1                            |     | 400    |     |        |
|   |  | V <sub>CPout2</sub> =V <sub>CC</sub> /2, PLL2_CP_GAIN = 2                            |     | 1600   |     |        |
|   |  | V <sub>CPout2</sub> =V <sub>CC</sub> /2, PLL2_CP_GAIN = 3                            |     | 3200   |     |        |
| I <sub>CPout</sub> SINK                                   | PLL2 Charge Pump Sink Current <sup>(2)</sup>   | V <sub>CPout2</sub> =V <sub>CC</sub> /2, PLL2_CP_GAIN = 0                            |     | -100   |     | μA     |
|   |  | V <sub>CPout2</sub> =V <sub>CC</sub> /2, PLL2_CP_GAIN = 1                            |     | -400   |     |        |
|   |  | V <sub>CPout2</sub> =V <sub>CC</sub> /2, PLL2_CP_GAIN = 2                            |     | -1600  |     |        |
|   |  | V <sub>CPout2</sub> =V <sub>CC</sub> /2, PLL2_CP_GAIN = 3                            |     | -3200  |     |        |
| I <sub>CPout2</sub> %MIS                                  | Charge Pump Sink/Source Mismatch   | V <sub>CPout2</sub> =V <sub>CC</sub> /2, T <sub>A</sub> = 25 °C                      |     | 1      | 10  | %      |
| I <sub>CPout2</sub> V <sub>TUNE</sub>                     | Magnitude of Charge Pump Current vs. Charge Pump Voltage Variation                         | 0.5 V < V <sub>CPout2</sub> < V <sub>CC</sub> - 0.5 V<br>T <sub>A</sub> = 25 °C      |     | 4      |     | %      |
| I <sub>CPout2</sub> %TEMP                                 | Charge Pump Current vs. Temperature Variation  |  |     | 4      |     | %      |
| I <sub>CPout2</sub> TRI                                   | Charge Pump Leakage  | 0.5 V < V <sub>CPout2</sub> < V <sub>CC</sub> - 0.5 V                                |     |        | 10  | nA     |
| PN10kHz   | PLL 1/f Noise at 10 kHz offset <sup>(3)</sup> .<br>Normalized to<br>1 GHz Output Frequency | PLL2_CP_GAIN = 400 μA  |     | -118   |     | dBc/Hz |
|   |  | PLL2_CP_GAIN = 3200 μA   |     | -121   |     |        |
| PN1Hz   | Normalized Phase Noise Contribution <sup>(4)</sup>   | PLL2_CP_GAIN = 400 μA  |     | -222.5 |     | dBc/Hz |
|   |  | PLL2_CP_GAIN = 3200 μA   |     | -227   |     |        |

(1) Assured by characterization. ATE tested at 122.88 MHz.

(2) This parameter is programmable

(3) A specification in modeling PLL in-band phase noise is the 1/f flicker noise, L<sub>PLL\_flicker</sub>(f), which is dominant close to the carrier. Flicker noise has a 10 dB/decade slope. PN10kHz is normalized to a 10 kHz offset and a 1 GHz carrier frequency. PN10kHz = L<sub>PLL\_flicker</sub>(10 kHz) - 20log(Fout / 1 GHz), where L<sub>PLL\_flicker</sub>(f) is the single side band phase noise of only the flicker noise's contribution to total noise, L(f). To measure L<sub>PLL\_flicker</sub>(f) it is important to be on the 10 dB/decade slope close to the carrier. A high compare frequency and a clean crystal are important to isolating this noise source from the total phase noise, L(f). L<sub>PLL\_flicker</sub>(f) can be masked by the reference oscillator performance if a low power or noisy source is used. The total PLL in-band phase noise performance is the sum of L<sub>PLL\_flicker</sub>(f) and L<sub>PLL\_flat</sub>(f).

(4) A specification modeling PLL in-band phase noise. The normalized phase noise contribution of the PLL, L<sub>PLL\_flat</sub>(f), is defined as: PN1Hz=L<sub>PLL\_flat</sub>(f) - 20log(N) - 10log(f<sub>PDx</sub>). L<sub>PLL\_flat</sub>(f) is the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth and f<sub>PDx</sub> is the phase detector frequency of the synthesizer. L<sub>PLL\_flat</sub>(f) contributes to the total noise, L(f).

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol                             | Parameter  | Conditions   | Min  | Typ      | Max  | Units |
|------------------------------------|--|--|------|----------|------|-------|
| <b>Internal VCO Specifications</b> |  |  |      |          |      |       |
| f <sub>VCO</sub>                   | LMK04826 VCO Tuning Range                                      | VCO0   | 1840 |          | 1970 | MHz   |
|                                    |  | VCO1   | 2440 |          | 2505 |       |
|                                    | LMK04828 VCO Tuning Range                                      | VCO0   | 2370 |          | 2630 | MHz   |
|                                    |  | VCO1   | 2920 |          | 3080 |       |
| K <sub>VCO</sub>                   | LMK04826 Fine Tuning Sensitivity                               | LMK04826 VCO0  |      | 11 to 19 |      | MHz/V |
|                                    |  | LMK04826 VCO1  |      | 8 to 11  |      |       |
|                                    | LMK04828 Fine Tuning Sensitivity                               | LMK04828 VCO0 at 2457.6 MHz  |      | 17 to 27 |      | MHz/V |
|                                    |  | LMK04828 VCO1 at 2949.12 MHz   |      | 17 to 23 |      |       |
| ΔT <sub>CL</sub>                   | Allowable Temperature Drift for Continuous Lock <sup>(1)</sup> | After programming for lock, no changes to output configuration are permitted to assure continuous lock |      |          | 125  | °C    |

- (1) Maximum Allowable Temperature Drift for Continuous Lock is how far the temperature can drift in either direction from the value it was at the time that the 0x168 register was last programmed with PLL2\_FCAL\_DIS = 0, and still have the part stay in lock. The action of programming the 0x168 register, even to the same value, activates a frequency calibration routine. This implies the part will work over the entire frequency range, but if the temperature drifts more than the maximum allowable drift for continuous lock, then it will be necessary to reload the appropriate register to ensure it stays in lock. Regardless of what temperature the part was initially programmed at, the temperature can never drift outside the frequency range of -40 °C to 85 °C without violating specifications.

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol                 | Parameter   | Conditions | Min                  | Typ | Max    | Units  |
|------------------------|---|------------|----------------------|-----|--------|--------|
| <b>Noise Floor</b>     |   |            |                      |     |        |        |
| L(f) <sub>CLKout</sub> | LMK04826, VCO0, Noise Floor<br>20 MHz Offset <sup>(1)</sup> | 245.76 MHz | LVDS                 |     | -158.1 | dBc/Hz |
|                        |   |            | HSDS 6 mA            |     | -159.7 |        |
|                        |   |            | HSDS 8 mA            |     | -160.8 |        |
|                        |   |            | HSDS 10 mA           |     | -161.3 |        |
|                        |   |            | LVPECL16 /w<br>240 Ω |     | -161.8 |        |
|                        |   |            | LVPECL20 /w<br>240 Ω |     | -162.0 |        |
|                        |   |            | LCPECL               |     | -161.7 |        |
| L(f) <sub>CLKout</sub> | LMK04826, VCO1, Noise Floor<br>20 MHz Offset <sup>(1)</sup> | 245.76 MHz | LVDS                 |     | -157.5 | dBc/Hz |
|                        |   |            | HSDS 6 mA            |     | -158.9 |        |
|                        |   |            | HSDS 8 mA            |     | -159.8 |        |
|                        |   |            | HSDS 10 mA           |     | -160.3 |        |
|                        |   |            | LVPECL16 /w<br>240 Ω |     | -160.8 |        |
|                        |   |            | LVPECL20 /w<br>240 Ω |     | -160.7 |        |
|                        |   |            | LCPECL               |     | -160.7 |        |
| L(f) <sub>CLKout</sub> | LMK04828, VCO0, Noise Floor<br>20 MHz Offset <sup>(2)</sup> | 245.76 MHz | LVDS                 |     | -156.3 | dBc/Hz |
|                        |   |            | HSDS 6 mA            |     | -158.4 |        |
|                        |   |            | HSDS 8 mA            |     | -159.3 |        |
|                        |   |            | HSDS 10 mA           |     | -158.9 |        |
|                        |   |            | LVPECL16 /w<br>240 Ω |     | -161.6 |        |
|                        |   |            | LVPECL20 /w<br>240 Ω |     | -162.5 |        |
|                        |   |            | LCPECL               |     | -162.1 |        |
| L(f) <sub>CLKout</sub> | LMK04828, VCO1, Noise Floor<br>20 MHz Offset <sup>(2)</sup> | 245.76 MHz | LVDS                 |     | -155.7 | dBc/Hz |
|                        |   |            | HSDS 6 mA            |     | -157.5 |        |
|                        |   |            | HSDS 8 mA            |     | -158.1 |        |
|                        |   |            | HSDS 10 mA           |     | -157.7 |        |
|                        |   |            | LVPECL16 /w<br>240 Ω |     | -160.3 |        |
|                        |   |            | LVPECL20 /w<br>240 Ω |     | -161.1 |        |
|                        |   |            | LCPECL               |     | -160.8 |        |

(1) Data collected using a Prodyn BIB-100G balun. Loop filter for PLL2 is C1 = 47 pF, C2 = 3.9 nF, R2 = 620 Ω, C3 = 10 pF, R3 = 200 Ω, C4 = 10 pF, R4 = 200 Ω, PLL1\_CP = 450 μA, PLL2\_CP = 3.2 mA. VCO0 loop filter bandwidth = 303 kHz, phase margin = 73 degrees. VCO1 Loop filter loop bandwidth = 151 kHz, phase margin = 64 degrees. CLKoutX\_Y\_IDL = 1, CLKoutX\_Y\_ODL = 0.

(2) Data collected using ADT2-1T+ balun. Loop filter is C1 = 47 pF, C2 = 3.9 nF, R2 = 620 Ω, C3 = 10 pF, R3 = 200 Ω, C4 = 10 pF, R4 = 200 Ω, PLL1\_CP = 450 μA, PLL2\_CP = 3.2 mA. VCO0 loop filter bandwidth = 344 kHz, phase margin = 73 degrees. VCO1 Loop filter loop bandwidth = 233 kHz, phase margin = 70 degrees. CLKoutX\_Y\_IDL = 1, CLKoutX\_Y\_ODL = 0.

# LMK04826B, LMK04828B

SNAS605 AP – MARCH 2013 – REVISED JUNE 2013

[www.ti.com](http://www.ti.com)

## Electrical Characteristics (continued)

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol   | Parameter   | Conditions             | Min   | Typ             | Max    | Units  |        |
|--|---|------------------------|---|-----------------|--------|--------|--------|
| <b>CLKout Closed Loop Phase Noise Specifications a Commercial Quality VCXO<sup>(1)</sup></b> |   |                        |   |                 |        |        |        |
| L(f) <sub>CLKout</sub>   | LMK04826B<br>VCO0<br>SSB Phase Noise <sup>(2)</sup> | Offset = 10 kHz        |   | -134.8          |        | dBc/Hz |        |
|  |   | Offset = 100 kHz       |   | -135.4          |        |        |        |
|  |   | Offset = 1 MHz         | LVDS  |                 | -148.2 |        |        |
|  |   |                        | HSDS 8 mA<br>LVPECL16 /w<br>240 Ω                   |                 | -148.6 |        |        |
|  |   | Offset = 10 MHz        | LVDS  |                 | -157.8 |        |        |
|  |   |                        | HSDS 8 mA   |                 | -160.4 |        |        |
|  |   |                        | LVPECL16 /w<br>240 Ω                                |                 | -161.5 |        |        |
|  |   | L(f) <sub>CLKout</sub> | LMK04826B<br>VCO1<br>SSB Phase Noise <sup>(2)</sup> | Offset = 10 kHz |        |        | -134.3 |
| Offset = 100 kHz   |   |                        |   | -133.7          |        |        |        |
| Offset = 1 MHz   | LVDS  |                        |   |                 | -152.5 |        |        |
|  | HSDS 8 mA<br>LVPECL16 /w<br>240 Ω                   |                        |   |                 | -153.6 |        |        |
| Offset = 10 MHz  | LVDS  |                        |   |                 | -157.3 |        |        |
|  | HSDS 8 mA   |                        |   |                 | -159.6 |        |        |
|  | LVPECL16 /w<br>240 Ω                                |                        |   |                 | -160.5 |        |        |

(1) VCXO used is a 122.88 MHz Crystek CVHD-950-122.880.

(2) Data collected using a Prodyn BIB-100G balun. Loop filter for PLL2 is C1 = 47 pF, C2 = 3.9 nF, R2 = 620 Ω, C3 = 10 pF, R3 = 200 Ω, C4 = 10 pF, R4 = 200 Ω, PLL1\_CP = 450 μA, PLL2\_CP = 3.2 mA. VCO0 loop filter bandwidth = 303 kHz, phase margin = 73 degrees. VCO1 Loop filter loop bandwidth = 151 kHz, phase margin = 64 degrees. CLKoutX\_Y\_IDL = 1, CLKoutX\_Y\_ODL = 0.



**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol   | Parameter  | Conditions       | Min       | Typ    | Max    | Units  |  |
|--|--|------------------|-----------|--------|--------|--------|--|
| <b>CLKout Closed Loop Phase Noise Specifications a Commercial Quality VCXO (continued)<sup>(1)</sup></b> |  |                  |           |        |        |        |  |
| L(f) <sub>CLKout</sub>   | LMK04828<br>VCO0<br>SSB Phase Noise <sup>(2)</sup> | Offset = 1 kHz   |           | -124.3 |        | dBc/Hz |  |
|  |  | Offset = 10 kHz  |           | -134.7 |        |        |  |
|  |  | Offset = 100 kHz |           | -136.5 |        |        |  |
|  |  | Offset = 1 MHz   |           | -148.4 |        |        |  |
|  |  | Offset = 10 MHz  | LVDS      |        | -156.4 |        |  |
|  |  |                  | HSDS 8 mA |        | -159.1 |        |  |
| LVPECL16 /w<br>240 Ω   |  |                  | -160.8    |        |        |        |  |
| L(f) <sub>CLKout</sub>   | LMK04828<br>VCO1<br>SSB Phase Noise <sup>(2)</sup> | Offset = 1 kHz   |           | -124.2 |        | dBc/Hz |  |
|  |  | Offset = 10 kHz  |           | -134.4 |        |        |  |
|  |  | Offset = 100 kHz |           | -135.2 |        |        |  |
|  |  | Offset = 1 MHz   |           | -151.5 |        |        |  |
|  |  | Offset = 10 MHz  | LVDS      |        | -159.9 |        |  |
|  |  |                  | HSDS 8 mA |        | -155.8 |        |  |
| LVPECL16 /w<br>240 Ω   |  |                  | -158.1    |        |        |        |  |

(1) VCXO used is a 122.88 MHz Crystek CVHD-950-122.880.

(2) Data collected using ADT2-1T+ balun. Loop filter is C1 = 47 pF, C2 = 3.9 nF, R2 = 620 Ω, C3 = 10 pF, R3 = 200 Ω, C4 = 10 pF, R4 = 200 Ω, PLL1\_CP = 450 μA, PLL2\_CP = 3.2 mA. VCO0 loop filter bandwidth = 344 kHz, phase margin = 73 degrees. VCO1 Loop filter loop bandwidth = 233 kHz, phase margin = 70 degrees. CLKoutX\_Y\_IDL = 1, CLKoutX\_Y\_ODL = 0.

# LMK04826B, LMK04828B

SNAS605 AP – MARCH 2013 – REVISED JUNE 2013

[www.ti.com](http://www.ti.com)

## Electrical Characteristics (continued)

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol  | Parameter   | Conditions                                  | Min | Typ | Max | Units  |
|---|---|---|-----|-----|-----|--------|
| <b>CLKout Closed Loop Jitter Specifications a Commercial Quality VCXO<sup>(1)</sup></b> |   |   |     |     |     |        |
| J <sub>CLKout</sub>   | LMK04826B, VCO0<br>f <sub>CLKout</sub> = 245.76 MHz<br>Integrated RMS Jitter <sup>(2)</sup> | LVDS, BW = 100 Hz to 20 MHz                 |     | 106 |     | fs rms |
|   |   | LVDS, BW = 12 kHz to 20 MHz                 |     | 104 |     |        |
|   |   | HSDS 8 mA, BW = 100 Hz to 20 MHz            |     | 99  |     |        |
|   |   | HSDS 8 mA, BW = 12 kHz to 20 MHz            |     | 97  |     |        |
|   |   | LVPECL16 /w 240 Ω,<br>BW = 100 Hz to 20 MHz |     | 99  |     |        |
|   |   | LVPECL16 /w 240 Ω,<br>BW = 12 kHz to 20 MHz |     | 96  |     |        |
|   |   | LCPECL /w 240 Ω,<br>BW = 100 Hz to 20 MHz   |     | 100 |     |        |
|   |   | LCPECL /w 240 Ω,<br>BW = 12 kHz to 20 MHz   |     | 97  |     |        |
|   | LMK04826, VCO1<br>f <sub>CLKout</sub> = 245.76 MHz<br>Integrated RMS Jitter <sup>(2)</sup>  | LVDS, BW = 100 Hz to 20 MHz                 |     | 99  |     | fs rms |
|   |   | LVDS, BW = 12 kHz to 20 MHz                 |     | 97  |     |        |
|   |   | HSDS 8 mA, BW = 100 Hz to 20 MHz            |     | 92  |     |        |
|   |   | HSDS 8 mA, BW = 12 kHz to 20 MHz            |     | 90  |     |        |
|   |   | LVPECL16 /w 240 Ω,<br>BW = 100 Hz to 20 MHz |     | 91  |     |        |
|   |   | LVPECL20 /w 240 Ω,<br>BW = 12 kHz to 20 MHz |     | 89  |     |        |
| LCPECL /w 240 Ω,<br>BW = 100 Hz to 20 MHz   |   | 92  |     |     |     |        |
| LCPECL /w 240 Ω,<br>BW = 12 kHz to 20 MHz   |   | 89  |     |     |     |        |

(1) VCXO used is a 122.88 MHz Crystek CVHD-950-122.880.

(2) Data collected using a Prodyn BIB-100G balun. Loop filter for PLL2 is C1 = 47 pF, C2 = 3.9 nF, R2 = 620 Ω, C3 = 10 pF, R3 = 200 Ω, C4 = 10 pF, R4 = 200 Ω, PLL1\_CP = 450 μA, PLL2\_CP = 3.2 mA. VCO0 loop filter bandwidth = 303 kHz, phase margin = 73 degrees. VCO1 Loop filter loop bandwidth = 151 kHz, phase margin = 64 degrees. CLKoutX\_Y\_IDL = 1, CLKoutX\_Y\_ODL = 0.

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol  | Parameter  | Conditions                                  | Min | Typ | Max | Units  |
|---|--|---|-----|-----|-----|--------|
| <b>CLKout Closed Loop Jitter Specifications a Commercial Quality VCXO (continued)<sup>(1)</sup></b> |  |   |     |     |     |        |
| J <sub>CLKout</sub>   | LMK04828, VCO0<br>f <sub>CLKout</sub> = 245.76 MHz<br>Integrated RMS Jitter <sup>(2)</sup> | LVDS, BW = 100 Hz to 20 MHz                 |     | 112 |     | fs rms |
|   |  | LVDS, BW = 12 kHz to 20 MHz                 |     | 109 |     |        |
|   |  | HSDS 8 mA, BW = 100 Hz to 20 MHz            |     | 102 |     |        |
|   |  | HSDS 8 mA, BW = 12 kHz to 20 MHz            |     | 99  |     |        |
|   |  | LVPECL16 /w 240 Ω,<br>BW = 100 Hz to 20 MHz |     | 98  |     |        |
|   |  | LVPECL20 /w 240 Ω,<br>BW = 12 kHz to 20 MHz |     | 95  |     |        |
|   |  | LCPECL /w 240 Ω,<br>BW = 100 Hz to 20 MHz   |     | 96  |     |        |
|   |  | LCPECL /w 240 Ω,<br>BW = 12 kHz to 20 MHz   |     | 93  |     |        |
|   | LMK04828, VCO1<br>f <sub>CLKout</sub> = 245.76 MHz<br>Integrated RMS Jitter <sup>(2)</sup> | LVDS, BW = 100 Hz to 20 MHz                 |     | 108 |     | fs rms |
|   |  | LVDS, BW = 12 kHz to 20 MHz                 |     | 105 |     |        |
|   |  | HSDS 8 mA, BW = 100 Hz to 20 MHz            |     | 98  |     |        |
|   |  | HSDS 8 mA, BW = 12 kHz to 20 MHz            |     | 94  |     |        |
|   |  | LVPECL16 /w 240 Ω,<br>BW = 100 Hz to 20 MHz |     | 93  |     |        |
|   |  | LVPECL20 /w 240 Ω,<br>BW = 12 kHz to 20 MHz |     | 90  |     |        |
| LCPECL /w 240 Ω,<br>BW = 100 Hz to 20 MHz   |  | 91  |     |     |     |        |
| LCPECL /w 240 Ω,<br>BW = 12 kHz to 20 MHz   |  | 88  |     |     |     |        |

(1) VCXO used is a 122.88 MHz Crystek CVHD-950-122.880.

(2) Data collected using ADT2-1T+ balun. Loop filter is C1 = 47 pF, C2 = 3.9 nF, R2 = 620 Ω, C3 = 10 pF, R3 = 200 Ω, C4 = 10 pF, R4 = 200 Ω, PLL1\_CP = 450 μA, PLL2\_CP = 3.2 mA.. VCO0 loop filter bandwidth = 344 kHz, phase margin = 73 degrees. VCO1 Loop filter loop bandwidth = 233 kHz, phase margin = 70 degrees. CLKoutX\_Y\_IDL = 1, CLKoutX\_Y\_ODL = 0.

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol  | Parameter   | Conditions   | Min   | Typ  | Max                | Units |
|---|---|--|-------|------|--------------------|-------|
| <b>Default Power On Reset Clock Output Frequency</b>        |   |  |       |      |                    |       |
| f <sub>CLKout-startup</sub>                                 | Default output clock frequency at device power on <sup>(1)</sup>  | LMK04826   |       | 235  |                    | MHz   |
|   |   | LMK04828   |       | 315  |                    |       |
| f <sub>OScout</sub>   | OScout Frequency  |  |       |      | <sup>(2)</sup> 500 | MHz   |
| <b>Clock Skew and Delay</b>                                 |   |  |       |      |                    |       |
| T <sub>SKREW</sub>  | DCLKoutX to SDCLKoutY<br>F <sub>CLK</sub> = 245.76 MHz, R <sub>L</sub> = 100 Ω<br>AC coupled <sup>(3)</sup>                                   | Same pair, Same format <sup>(4)</sup><br>SDCLKoutY_MUX = 0 (Device Clock)  |       |      | 25                 | ps    |
|   | Maximum DCLKoutX or SDCLKoutY<br>to DCLKoutX or SDCLKoutY<br>F <sub>CLK</sub> = 245.76 MHz, R <sub>L</sub> = 100 Ω<br>AC coupled              | Any pair, Same format <sup>(4)</sup><br>SDCLKoutY_MUX = 0 (Device Clock)   |       | 50   |                    |       |
| t <sub>SJESD204B</sub>                                      | SYSREF to Device Clock setup time base reference.<br>See <a href="#">Section 5.5</a> to adjust SYSREF to Device Clock setup time as required. | SDCLKoutY_MUX = 1 (SYSREF)<br>SYSREF_DIV = 30<br>SYSREF_DDLY = 8 (global)<br>SDCLKoutY_DDLY = 1 (2 cycles, local)<br>DCLKoutX_MUX = 1 (Div+DCC+HS)<br>DCLKoutX_DIV = 30<br>DCLKoutX_DDLY_CNTH = 7<br>DCLKoutX_DDLY_CNTL = 6<br>DCLKoutX_HS = 0 |       | -80  |                    | ps    |
| f <sub>ADLYmax</sub>  | Maximum analog delay frequency  | DCLKoutX_MUX = 4   |       | 1536 |                    | MHz   |
| <b>LVDS Clock Outputs (DCLKoutX, SDCLKoutY, and OSCout)</b> |   |  |       |      |                    |       |
| V <sub>OD</sub>   | Differential Output Voltage   | T = 25 °C, DC measurement<br>AC coupled to receiver input<br>R <sub>L</sub> = 100 Ω differential termination   |       | 395  |                    | mV    |
| ΔV <sub>OD</sub>  | Change in Magnitude of V <sub>OD</sub> for complementary output states  |  | -60   |      | 60                 | mV    |
| V <sub>OS</sub>   | Output Offset Voltage   |  | 1.125 | 1.25 | 1.375              | V     |
| ΔV <sub>OS</sub>  | Change in V <sub>OS</sub> for complementary output states   |  |       |      | 35                 | mV    |
| T <sub>R</sub> / T <sub>F</sub>                             | Output Rise Time  | 20% to 80%, R <sub>L</sub> = 100 Ω, 245.76 MHz   |       | 180  |                    | ps    |
|   | Output Fall Time  | 80% to 20%, R <sub>L</sub> = 100 Ω   |       |      |                    |       |
| I <sub>SA</sub><br>I <sub>SB</sub>                          | Output short circuit current - single ended   | Single-ended output shorted to GND<br>T = 25 °C  | -24   |      | 24                 | mA    |
| I <sub>SAB</sub>  | Output short circuit current - differential   | Complimentary outputs tied together  | -12   |      | 12                 | mA    |

(1) OSCout will oscillate at start-up at the frequency of the VCXO attached to OSCin port.

(2) Assured by characterization. ATE tested at 122.88 MHz.

(3) Equal loading and identical clock output configuration on each clock output is required for specification to be valid. Specification not valid for delay mode.

(4) LVPECL uses 120 Ω emitter resistor, LVDS and HSDS uses 560 Ω shunt.

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol   | Parameter   | Conditions   | Min  | Typ                    | Max | Units |
|--|---|--|------|------------------------|-----|-------|
| <b>6 mA HSDS Clock Outputs (DCLKoutX and SDCLKoutY)</b>  |   |  |      |                        |     |       |
| V <sub>OH</sub>  |   | T = 25 °C, DC measurement<br>Termination = 50 Ω to<br>V <sub>CC</sub> - 1.42 V |      | V <sub>CC</sub> - 1.05 |     |       |
| V <sub>OL</sub>  |   |  |      | V <sub>CC</sub> - 1.64 |     |       |
| V <sub>OD</sub>  | Differential Output Voltage                               |  |      | 590                    |     | mV    |
| ΔV <sub>OD</sub>   | Change in V <sub>OD</sub> for complementary output states |  | -80  |                        | 80  | mVpp  |
| <b>8 mA HSDS Clock Outputs (DCLKoutX and SDCLKoutY)</b>  |   |  |      |                        |     |       |
| T <sub>R</sub> / T <sub>F</sub>                          | Output Rise Time  | 245.76 MHz, 20% to 80%, R <sub>L</sub> = 100 Ω                                 |      | 170                    |     | ps    |
|  | Output Fall Time  | 245.76 MHz, 80% to 20%, R <sub>L</sub> = 100 Ω                                 |      |                        |     |       |
| V <sub>OH</sub>  |   | T = 25 °C, DC measurement<br>Termination = 50 Ω to<br>V <sub>CC</sub> - 1.64 V |      | V <sub>CC</sub> - 1.26 |     |       |
| V <sub>OL</sub>  |   |  |      | V <sub>CC</sub> - 2.06 |     |       |
| V <sub>OD</sub>  | Differential Output Voltage                               |  |      | 800                    |     | mV    |
| ΔV <sub>OD</sub>   | Change in V <sub>OD</sub> for complementary output states |  | -115 |                        | 115 | mVpp  |
| <b>10 mA HSDS Clock Outputs (DCLKoutX and SDCLKoutY)</b> |   |  |      |                        |     |       |
| V <sub>OH</sub>  |   | T = 25 °C, DC measurement<br>Termination = 50 Ω to<br>V <sub>CC</sub> - 1.43 V |      | V <sub>CC</sub> - 0.99 |     |       |
| V <sub>OL</sub>  |   |  |      | V <sub>CC</sub> - 1.97 |     |       |
| V <sub>OD</sub>  |   |  |      | 980                    |     | mVpp  |
| ΔV <sub>OD</sub>   | Change in V <sub>OD</sub> for complementary output states |  | -115 |                        | 115 | mVpp  |

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol   | Parameter                        | Conditions  | Min                   | Typ                    | Max | Units |
|--|----------------------------------|---|-----------------------|------------------------|-----|-------|
| <b>LVPECL Clock Outputs (DCLKoutX and SDCLKoutY)</b>           |                                  |   |                       |                        |     |       |
| T <sub>R</sub> / T <sub>F</sub>                                | 20% to 80% Output Rise           | R <sub>L</sub> = 100 Ω, emitter resistors = 240 Ω to GND<br>DCLKoutX_TYPE = 4 or 5<br>(1600 or 2000 mVpp) |                       | 150                    |     | ps    |
|  | 80% to 20% Output Fall Time      |   |                       |                        |     |       |
| <b>1600 mVpp LVPECL Clock Outputs (DCLKoutX and SDCLKoutY)</b> |                                  |   |                       |                        |     |       |
| V <sub>OH</sub>  | Output High Voltage              | DC Measurement<br>Termination = 50 Ω to V <sub>CC</sub> - 2.0 V   |                       | V <sub>CC</sub> - 1.04 |     | V     |
| V <sub>OL</sub>  | Output Low Voltage               |   |                       | V <sub>CC</sub> - 1.80 |     | V     |
| V <sub>OD</sub>  | Output Voltage<br>Figure 2-3     |   |                       | 760                    |     | mV    |
| <b>2000 mVpp LVPECL Clock Outputs (DCLKoutX and SDCLKoutY)</b> |                                  |   |                       |                        |     |       |
| V <sub>OH</sub>  | Output High Voltage              | DC Measurement<br>Termination = 50 Ω to V <sub>CC</sub> - 2.3 V   |                       | V <sub>CC</sub> - 1.09 |     | V     |
| V <sub>OL</sub>  | Output Low Voltage               |   |                       | V <sub>CC</sub> - 2.05 |     | V     |
| V <sub>OD</sub>  | Output Voltage<br>Figure 2-3     |   |                       | 960                    |     | mV    |
| <b>LCPECL Clock Outputs (DCLKoutX and SDCLKoutY)</b>           |                                  |   |                       |                        |     |       |
| V <sub>OH</sub>  | Output High Voltage              | DC Measurement<br>Termination = 50 Ω to 0.5 V   |                       | 1.57                   |     | V     |
| V <sub>OL</sub>  | Output Low Voltage               |   |                       | 0.62                   |     | V     |
| V <sub>OD</sub>  | Output Voltage<br>Figure 2-3     |   |                       | 950                    |     | mV    |
| <b>LVC MOS Clock Outputs (OSCOut)</b>                          |                                  |   |                       |                        |     |       |
| f <sub>CLKout</sub>  | Maximum Frequency <sup>(1)</sup> | 5 pF Load   | 250                   |                        |     | MHz   |
| V <sub>OH</sub>  | Output High Voltage              | 1 mA Load   | V <sub>CC</sub> - 0.1 |                        |     | V     |
| V <sub>OL</sub>  | Output Low Voltage               | 1 mA Load   |                       |                        | 0.1 | V     |
| I <sub>OH</sub>  | Output High Current (Source)     | V <sub>CC</sub> = 3.3 V, V <sub>O</sub> = 1.65 V  |                       | 28                     |     | mA    |
| I <sub>OL</sub>  | Output Low Current (Sink)        | V <sub>CC</sub> = 3.3 V, V <sub>O</sub> = 1.65 V  |                       | 28                     |     | mA    |
| DUTY <sub>CLK</sub>  | Output Duty Cycle <sup>(2)</sup> | V <sub>CC</sub> /2 to V <sub>CC</sub> /2,<br>F <sub>CLK</sub> = 100 MHz, T = 25 °C                        |                       | 50                     |     | %     |
| T <sub>R</sub>   | Output Rise Time                 | 20% to 80%, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF  |                       | 400                    |     | ps    |
| T <sub>F</sub>   | Output Fall Time                 | 80% to 20%, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF  |                       | 400                    |     | ps    |

(1) Assured by characterization. ATE tested to 10 MHz.

(2) Assumes OSCin has 50% input duty cycle.

**Electrical Characteristics (continued)**

(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol   | Parameter   | Conditions   | Min                   | Typ | Max             | Units |
|--|---|--|-----------------------|-----|-----------------|-------|
| <b>Digital Outputs (CLKin_SELX, Status_LDX, and RESET/GPO)</b>         |   |  |                       |     |                 |       |
| V <sub>OH</sub>  | High-Level Output Voltage                                     | I <sub>OH</sub> = -500 μA<br>CLKin_SELX_TYPE = 3, 4, or 6<br>Status_LDX_TYPE = 3, 4, or 6<br>RESET_TYPE = 3, 4, or 6 | V <sub>CC</sub> - 0.4 |     |                 | V     |
| V <sub>OL</sub>  | Low-Level Output Voltage                                      | I <sub>OL</sub> = 500 μA<br>CLKin_SELX_TYPE = 3 or 4<br>Status_LDX_TYPE = 3 or 4<br>RESET_TYPE = 3 or 4              |                       |     | 0.4             | V     |
| <b>Digital Output (SDIO)</b>   |   |  |                       |     |                 |       |
| V <sub>OH</sub>  | High-Level Output Voltage                                     | I <sub>OH</sub> = -500 μA ; During SPI read.<br>SDIO_RDBK_TYPE = 0   | V <sub>CC</sub> - 0.4 |     |                 | V     |
| V <sub>OL</sub>  | Low-Level Output Voltage                                      | I <sub>OL</sub> = 500 μA ; During SPI read.<br>SDIO_RDBK_TYPE = 0 or 1   |                       |     | 0.4             | V     |
| <b>Digital Inputs (CLKinX_SEL, RESET/GPO, SYNC, SCK, SDIO, or CS*)</b> |   |  |                       |     |                 |       |
| V <sub>IH</sub>  | High-Level Input Voltage                                      |  | 1.2                   |     | V <sub>CC</sub> | V     |
| V <sub>IL</sub>  | Low-Level Input Voltage                                       |  |                       |     | 0.4             | V     |
| <b>Digital Inputs (CLKinX_SEL)</b>                                     |   |  |                       |     |                 |       |
| I <sub>IH</sub>  | High-Level Input Current<br>V <sub>IH</sub> = V <sub>CC</sub> | CLKin_SELX_TYPE = 0,<br>(High Impedance)   | -5                    |     | 5               | μA    |
|  |   | CLKin_SELX_TYPE = 1 (Pull-up)  | -5                    |     | 5               |       |
|  |   | CLKin_SELX_TYPE = 2 (Pull-down)  | 10                    |     | 80              |       |
| I <sub>IL</sub>  | Low-Level Input Current<br>V <sub>IL</sub> = 0 V              | CLKin_SELX_TYPE = 0,<br>(High Impedance)   | -5                    |     | 5               | μA    |
|  |   | CLKin_SELX_TYPE = 1 (Pull-up)  | -40                   |     | -5              |       |
|  |   | CLKin_SELX_TYPE = 2 (Pull-down)  | -5                    |     | 5               |       |
| <b>Digital Input (RESET/GPO)</b>                                       |   |  |                       |     |                 |       |
| I <sub>IH</sub>  | High-Level Input Current<br>V <sub>IH</sub> = V <sub>CC</sub> | RESET_TYPE = 2<br>(Pull-down)  | 10                    |     | 80              | μA    |
| I <sub>IL</sub>  | Low-Level Input Current<br>V <sub>IL</sub> = 0 V              | RESET_TYPE = 0 (High Impedance)  | -5                    |     | 5               | μA    |
|  |   | RESET_TYPE = 1 (Pull-up)   | -40                   |     | -5              |       |
|  |   | RESET_TYPE = 2 (Pull-down)   | -5                    |     | 5               |       |
| <b>Digital Inputs (SYNC)</b>   |   |  |                       |     |                 |       |
| I <sub>IH</sub>  | High-Level Input Current                                      | V <sub>IH</sub> = V <sub>CC</sub>  |                       |     | 25              | μA    |
| I <sub>IL</sub>  | Low-Level Input Current                                       | V <sub>IL</sub> = 0 V  | -5                    |     | 5               |       |
| <b>Digital Inputs (SCK, SDIO, CS*)</b>                                 |   |  |                       |     |                 |       |
| I <sub>IH</sub>  | High-Level Input Current                                      | V <sub>IH</sub> = V <sub>CC</sub>  | 5                     |     | 5               | μA    |
| I <sub>IL</sub>  | Low-Level Input Current                                       | V <sub>IL</sub> = 0  | -5                    |     | 5               | μA    |

**Electrical Characteristics (continued)**


(3.15 V < V<sub>CC</sub> < 3.45 V, -40 °C < T<sub>A</sub> < 85 °C. Typical values at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25 °C, at the Recommended Operating Conditions and are **not** assured.)

| Symbol                      | Parameter   | Conditions           | Min               | Typ | Max | Units |
|-----------------------------|---|----------------------|-------------------|-----|-----|-------|
| <b>SPI Interface Timing</b> |   |                      |                   |     |     |       |
| t <sub>ds</sub>             | Setup time for SDI edge to SCLK rising edge         | See SPI Input Timing | 10                |     |     | ns    |
| t <sub>dH</sub>             | Hold time for SDI edge from SCLK rising edge        | See SPI Input Timing | 10                |     |     | ns    |
| t <sub>SCLK</sub>           | Period of SCLK                                      | See SPI Input Timing | 50 <sup>(1)</sup> |     |     | ns    |
| t <sub>HIGH</sub>           | High width of SCLK                                  | See SPI Input Timing | 25                |     |     | ns    |
| t <sub>LOW</sub>            | Low width of SCLK                                   | See SPI Input Timing | 25                |     |     | ns    |
| t <sub>cs</sub>             | Setup time for CS* falling edge to SCLK rising edge | See SPI Input Timing | 10                |     |     | ns    |
| t <sub>cH</sub>             | Hold time for CS* rising edge from SCLK rising edge | See SPI Input Timing | 30                |     |     | ns    |
| t <sub>dv</sub>             | SCLK falling edge to valid read back data           | See SPI Input Timing |                   |     | 20  | ns    |

(1) 20 MHz

**2.5 SPI Timing Diagram**

Register programming information on the SDIO pin is clocked into a shift register on each rising edge of the SCK signal. On the rising edge of the CS\* signal, the register is sent from the shift register to the register addressed. A slew rate of at least 30 V/μs is recommended for these signals. After programming is complete the CS\* signal should be returned to a high state. If the SCK or SDIO lines are toggled while the VCO is in lock, as is sometimes the case when these lines are shared with other parts, the phase noise may be degraded during this programming.



**Figure 2-1. SPI Timing Diagram**



## 2.6 Differential Voltage Measurement Terminology


The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically  $V_{ID}$  or  $V_{OD}$  depending on if an input or output voltage is being described.


The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is  $V_{SS}$  and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair.  $V_{SS}$  can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of  $V_{OD}$  as described in the first description.

Figure 2-2 illustrates the two different definitions side-by-side for inputs and Figure 2-3 illustrates the two different definitions side-by-side for outputs. The  $V_{ID}$  and  $V_{OD}$  definitions show  $V_A$  and  $V_B$  DC levels that the non-inverting and inverting signals toggle between with respect to ground.  $V_{SS}$  input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

$V_{ID}$  and  $V_{OD}$  are often defined as volts (V) and  $V_{SS}$  is often defined as volts peak-to-peak ( $V_{PP}$ ).



**Figure 2-2. Two Different Definitions for Differential Input Signals**



**Figure 2-3. Two Different Definitions for Differential Output Signals**



Refer to application note AN-912 Common Data Transmission Parameters and their Definitions for more information.

### 3 TYPICAL PERFORMANCE CHARACTERISTICS

**NOTE**


These plots show performance at frequencies beyond what the part is ensured to operate at to give the user an idea of the capabilities of the part, but they do not imply any sort of ensured specification.

#### 3.1 Clock Output AC Characteristics




**Figure 3-1. LMK04826B DCLKout2 Phase Noise**  
**VCO\_MUX = 0 (VCO0)**  
**VCO0 = 1966.08 MHz**  
**DCLKout2\_MUX = 0 (Divider)**  
**DCLKout2\_DIV = 8**  
**DCLKout2 Frequency = 245.76 MHz**  
**LVPECL20 /w 240 Ω emitter resistors**  
**CLKout2\_3\_IDL=1**  
**CLKout2\_3\_ODL=0**  
**Balun Prodyn BIB-100G**  
**PLL2 Loop Filter Bandwidth = 303 kHz**  
**PLL2 Phase Margin = 73°**

**Figure 3-2. LMK04826B DCLKout2 Phase Noise**  
**VCO\_MUX = 1 (VCO1)**  
**VCO Frequency = 2457.6 MHz**  
**DCLKout2\_MUX = 0 (Divider)**  
**DCLKout2\_DIV = 10**  
**DCLKout2 Frequency = 245.76 MHz**  
**LVPECL20 /w 240 Ω emitter resistors**  
**CLKout2\_3\_IDL=1**  
**CLKout2\_3\_ODL=0**  
**Balun Prodyn BIB-100G**  
**PLL2 Loop Filter Bandwidth = 151 kHz**  
**PLL2 Phase Margin = 64°**



**Figure 3-3. LMK04828B DCLKout2 Phase Noise**  
**VCO\_MUX = 0 (VCO0)**  
**VCO0 = 2457.6 MHz**  
**DCLKout2\_MUX = 0 (Divider)**  
**DCLKout2\_DIV = 10**  
**DCLKout2 Frequency = 245.76 MHz**  
**LVPECL20 /w 240 Ω emitter resistors**  
**CLKout2\_3\_IDL=1**  
**CLKout2\_3\_ODL=0**  
**Balun ADT2-1T+**  
**PLL2 Loop Filter Bandwidth = 344 kHz**  
**PLL2 Phase Margin = 73°**



**Figure 3-4. LMK04828B DCLKout2 Phase Noise**  
**VCO\_MUX = 1 (VCO1)**  
**VCO Frequency = 2949.12 MHz**  
**DCLKout2\_MUX = 0 (Divider)**  
**DCLKout2\_DIV = 12**  
**DCLKout2 Frequency = 245.76 MHz**  
**LVPECL20 /w 240 Ω emitter resistors**  
**CLKout2\_3\_IDL=1**  
**CLKout2\_3\_ODL=0**  
**Balun ADT2-1T+**  
**PLL2 Loop Filter Bandwidth = 233 kHz**  
**PLL2 Phase Margin = 70°**

## 4 FEATURES

### 4.1 Jitter Cleaning

The dual loop PLL architecture of the LMK04820 family provides the lowest jitter performance over a wide range of output frequencies and phase noise integration bandwidths. The first stage PLL (PLL1) is driven by an external reference clock and uses an external VCXO or tunable crystal to provide a frequency accurate, low phase noise reference clock for the second stage frequency multiplication PLL (PLL2).

PLL1 typically uses a narrow loop bandwidth (typically 10 Hz to 200 Hz) to retain the frequency accuracy of the reference clock input signal while at the same time suppressing the higher offset frequency phase noise that the reference clock may have accumulated along its path or from other circuits. This “cleaned” reference clock provides the reference input to PLL2.

The low phase noise reference provided to PLL2 allows PLL2 to operate with a wide loop bandwidth (typically 50 kHz to 200 kHz). The loop bandwidth for PLL2 is chosen to take advantage of the superior high offset frequency phase noise profile of the internal VCO and the good low offset frequency phase noise of the reference VCXO or tunable crystal.

Ultra low jitter is achieved by allowing the external VCXO or Crystal’s phase noise to dominate the final output phase noise at low offset frequencies and the internal VCO’s phase noise to dominate the final output phase noise at high offset frequencies. This results in best overall phase noise and jitter performance.

### 4.2 JEDEC JESD204B Support

The LMK04820 family provides support for JEDEC JESD204B. The LMK04820 will clock up to 7 JESD204B targets using 7 device clocks (DCLKoutX) and 7 SYSREF clocks (SDCLKoutY). Each device clock is grouped with a SYSREF clock.

It is also possible to re-program SYSREF clocks to behave as extra device clocks for applications which have non-JESD204B clock requirements.

### 4.3 Three PLL1 Redundant Reference Inputs (CLKin0/CLKin0\*, CLKin1/CLKin1\*, and CLKin2/CLKin2\*)

The LMK04820 family has up to three reference clock inputs for PLL1. They are CLKin0, CLKin1, and CLKin2. The active clock is chosen based on CLKin\_SEL\_MODE. Automatic or manual switching can occur between the inputs.

CLKin0, CLKin1, and CLKin2 each have their own PLL1 R dividers.

CLKin1 is shared for use as an external 0-delay feedback (FBCLKin), or for use with an external VCO (Fin).

CLKin2 is shared for use as OSCout. To use powerdown OSCout, see [Section 6.3.3.1](#).

Fast manual switching between reference clocks is possible with a external pins CLKin\_SEL0 and CLKin\_SEL1.

### 4.4 VCXO/Crystal Buffered Output

The LMK04820 family provides OSCout, which by default is a buffered copy of the PLL1 feedback/PLL2 reference input. This reference input is typically a low noise VCXO or Crystal. When using a VCXO, this output can be used to clock external devices such as microcontrollers, FPGAs, CPLDs, etc. before the LMK0482xB is programmed.

The OSCout buffer output type is programmable to LVDS, LVPECL, or LVCMOS.

The VCXO/Crystal buffered output can be synchronized to the VCO clock distribution outputs by using Cascaded 0-Delay Mode. The buffered output of VCXO/Crystal has deterministic phase relationship with CLKin.

## 4.5 Frequency Holdover

The LMK04820 family supports holdover operation to keep the clock outputs on frequency with minimum drift when the reference is lost until a valid reference clock signal is re-established.

## 4.6 PLL2 Integrated Loop Filter Poles

The LMK04820 family features programmable 3rd and 4th order loop filter poles for PLL2. These internal resistors and capacitor values may be selected from a fixed range of values to achieve either a 3rd or 4th order loop filter response. The integrated programmable resistors and capacitors compliment external components mounted near the chip.

These integrated components can be effectively disabled by programming the integrated resistors and capacitors to their minimum values.

## 4.7 Internal VCOs

The LMK04820 family has two internal VCOs, selected by VCO\_MUX. The output of the selected VCO is routed to the Clock Distribution Path. This same selection is also fed back to the PLL2 phase detector through a prescaler and N-divider.

## 4.8 External VCO Mode

The Fin/Fin\* input allows an external VCO to be used with PLL2 of the LMK04820 family.

Using an external VCO reduces the number of available clock inputs by one.

## 4.9 Clock Distribution

The LMK04820 family features a total of 14 PLL2 clock outputs driven from the internal or external VCO.

All PLL2 clock outputs have programmable output types. They can be programmed to LVPECL, LVDS, or HSDS, or LCPECL.

If OSCout is included in the total number of clock outputs the LMK04820 family is able to distribute, then up to 15 differential clocks. OSCout may be a buffered version of OSCin, DCLKout6, DCLKout8, or SYSREF.

The following sections discuss specific features of the clock distribution channels that allow the user to control various aspects of the output clocks.

### 4.9.1 DEVICE CLOCK DIVIDER

Each device clock, DCLKoutX, has a single clock output divider. The divider supports a divide range of 1 to 32 (even and odd) with 50% output duty cycle using duty cycle correction mode. The output of this divider may also be directed to SDCLKoutY, where  $Y = X + 1$ .

### 4.9.2 SYSREF CLOCK DIVIDER

The SYSREF clocks, SDCLKoutY, all share a common divider. The divider supports a divide range of 8 to 8191 (even and odd).

### **4.9.3 DEVICE CLOCK DELAY**

The device clocks include both an analog and digital delay for phase adjustment of the clock outputs.

The analog delay allows a nominal 25 ps step size and range from 0 to 575 ps of total delay. Enabling the analog delay adds a nominal 500 ps of delay in addition to the programmed value.

The digital delay allows a group of outputs to be delayed from 4 to 32 VCO cycles. The delay step can be as small as half the period of the clock distribution path. e.g. 2 GHz VCO frequency results in 250 ps coarse tuning steps. The coarse (digital) delay value takes effect on the clock outputs after a SYNC event.

There are 2 different ways to use the digital delay.

1. Fixed Digital Delay - Allows all the outputs to have a known phase relationship upon a SYNC event. Typically performed at startup.
2. Dynamic Digital Delay - Allows the phase relationships of clocks to change while clocks continue to operate.

### **4.9.4 SYSREF DELAY**

The global SYSREF divider includes a digital delay block which allows a global phase shift with respect to the other clocks.

Each local SYSREF clock output includes both an analog and additional local digital delay for unique phase adjustment of each SYSREF clock.

The local analog delay allows for 150 ps steps.

The local digital delay and SYSREF\_HS bit allows the each individual SYSREF output to be delayed from, 1.5 to 11 VCO cycles. The delay step can be as small as half the period of the clock distribution path by using the DCLKoutX\_HS bit. e.g. 2 GHz VCO frequency results in 250 ps coarse tuning steps.

### **4.9.5 GLITCHLESS HALF SHIFT and GLITCHLESS ANALOG DELAY**

The device clocks include a features to ensure glitchless operation of the half shift and analog delay operations when enabled.

### **4.9.6 PROGRAMMABLE OUTPUT FORMATS**

For increased flexibility all LMK04820 family device and SYSREF clock outputs, DCLKoutX and SDCLKoutY, can be programmed to an LVDS, HSDS, LVPECL, or LCPECL output type. The OSCout can be programmed to an LVDS, LVPECL, or LVCMOS output type.

Any LVPECL output type can be programmed to 1600, or 2000 mVpp amplitude levels. The 2000 mVpp LVPECL output type is a Texas Instruments proprietary configuration that produces a 2000 mVpp differential swing for compatibility with many data converters and is also known as 2VPECL.

LCPECL allows for DC coupling SYSREF to low voltage converters.

### **4.9.7 CLOCK OUTPUT SYNCHRONIZATION**

Using the SYNC input causes all active clock outputs to share a rising edge as programmed by fixed digital delay.

The SYNC event must occur for digital delay values to take effect.

#### 4.10 0-Delay

The LMK04820 family supports two types of 0-delay.

1. Cascaded 0-delay
2. Nested 0-delay

Cascaded 0-delay mode establishes a fixed deterministic phase relationship of the phase of the PLL2 input clock (OSCin) to the phase of a clock selected by the feedback mux. The 0-delay feedback may be performed with an internal feedback from CLKout6, CLKout8, SYSREF, or with an external feedback loop into the FBCLKin port as selected by the FB\_MUX. Because OSCin has a fixed deterministic phase relationship to the feedback clock, OSCout will also have a fixed deterministic phase relationship to the feedback clock. In this mode PLL1 input clock (CLKinX) also has a fixed deterministic phase relationship to PLL2 input clock (OSCin), this results in a fixed deterministic phase relationship between all clocks from CLKinX to the clock outputs.

Nested 0-delay mode establishes a fixed deterministic phase relationship of the phase of the PLL1 input clock (CLKinX) to the phase of a clock selected by the feedback mux. The 0-delay feedback may be performed with an internal feedback from CLKout6, CLKout8, SYSREF, or with an external feedback loop into the FBCLKin port as selected by the FB\_MUX.

Without using 0-delay mode there will be n possible fixed phase relationships from clock input to clock output depending on the clock output divide value.

Using an external 0-delay feedback reduces the number of available clock inputs by one.

#### 4.11 Status Pins

The LMK0482xB provides status pins which can be monitored for feedback or in some cases used for input depending upon device programming. For example:

- The CLKin\_SEL0 pin may indicate the LOS (loss-of-signal) for CLKin0.
- The CLKin\_SEL1 pin may be an input for selecting the active clock input.
- The Status\_LD1 pin may indicate if the device is locked.
- The Status\_LD2 pin may indicate if PLL2 is locked.

The status pins can be programmed to a variety of other outputs including PLL divider outputs, combined PLL lock detect signals, PLL1 Vtune railing, readback, etc. Refer to the programming section of this datasheet for more information.

## 5 FUNCTIONAL DESCRIPTIONS

### 5.1 Modes Of Operation

The following section describes the settings to enable various modes of operation for the LMK04820 family. See [Section 1.5](#) for visual diagrams of each mode.

### 5.2 SYNC/SYSREF

The SYNC and SYSREF signals share the same clocking path. To properly use SYNC and/or SYSREF for JESD204B it is important to understand the SYNC/SYSREF system. [Figure 5-1](#) illustrates the detailed diagram of a clock output block with SYNC circuitry included. [Figure 5-2](#) illustrates the interconnects and highlights some important registers used in controlling the device for SYNC/SYSREF purposes.




Figure 5-1. Device and SYSREF Clock Output Block






Figure 5-2. SYNC/SYSREF Clocking Paths

To reset or synchronize a divider, the following conditions must be met:

1. SYNC\_EN must be set. This ensures proper operation of the SYNC circuitry.
2. SYSREF\_MUX and SYNC\_MODE must be set to a proper combination to provide a valid SYNC/SYSREF signal.
  - If SYSREF block is being used, the SYSREF\_PD bit must be clear.
  - If the SYSREF Pulsor is being used, the SYSREF\_PLSR\_PD bit must be clear.
3. SYSREF\_DDLY\_PD and DCLKoutX\_DDLY\_PD bits must be clear to power up the digital delay circuitry during SYNC as use requires.
4. The SYNC\_DISX bit must be clear to allow SYNC/SYSREF signal to divider circuit. The SYSREF\_MUX register selects the SYNC source which resets the SYSREF/CLKoutX dividers provided the corresponding SYNC\_DISX bit is clear.
5. Other bits which impact the operation of SYNC such as SYNC\_1SHOT\_EN may be set as desired.

Table 5-1 illustrates the some possible combinations of SYSREF\_MUX and SYNC\_MODE.

**Table 5-1. Some Possible SYNC Configurations**

| Name                                | SYNC_MODE | SYSREF_MUX | Other   | Description  |
|-------------------------------------|-----------|------------|---|--|
| SYNC Disabled                       | 0         | 0          | CLKin0_OUT_MUX ≠ 0  | No SYNC will occur.  |
| Pin or SPI SYNC                     | 1         | 0          | CLKin0_OUT_MUX ≠ 0  | Basic SYNC functionality, SYNC pin polarity is selected by SYNC_POL.<br>To achieve SYNC through SPI, toggle the SYNC_POL bit.                                |
| Differential input SYNC             | 0 or 1    | 0 or 1     | CLKin0_OUT_MUX = 0  | Differential CLKin0 now operates as SYNC input.  |
| JESD204B Pulsor on pin transition.  | 2         | 2          | SYSREF_PULSE_CNT sets pulse count   | Produce SYSREF_PULSE_CNT programmed number of pulses on pin transition. SYNC_POL can be used to cause SYNC via SPI.  |
| JESD204B Pulsor on SPI programming. | 3         | 2          | SYSREF_PULSE_CNT sets pulse count   | Programming SYSREF_PULSE_CNT register starts sending the number of pulses.   |
| Re-clocked SYNC                     | 1         | 1          | SYSREF operational, SYSREF Divider as required for training frame size.                           | Allows precise SYNC for n-bit frame training patterns for non-JESD converters such as LM97600.   |
| External SYSREF request             | 0         | 2          | SYSREF_REQ_EN = 1<br>Pulsor powered up  | When SYNC pin is asserted, continuous SYSREF pulses occur. Turning on and off of the pulses is synchronized to prevent runt pulses from occurring on SYSREF. |
| Continuous SYSREF                   | X         | 3          | SYSREF_PD = 0<br>SYSREF_DDLY_PD = 0<br>SYSREF_PLSR_PD = 1<br>SDCLKoutY_PD as required per output. | Continuous SYSREF signal.  |

## 5.3 JEDEC JESD204B

### 5.3.1 HOW TO ENABLE SYSREF

Table 5-2 summarizes the bits needed to make SYSREF functionality operational.

**Table 5-2. SYSREF Bits**

| Register | Field          | Value | Description  |
|----------|----------------|-------|--|
| 0x140    | SYSREF_PD      | 0     | Must be clear, power-up SYSREF circuitry.  |
| 0x140    | SYSREF_DDLY_PD | 0     | Must be clear to power-up digital delay circuitry during initial SYNC to ensure deterministic timing.  |
| 0x143    | SYNC_EN        | 1     | Must be set, enable SYNC.  |
| 0x143    | SYSREF_CLR     | 1 → 0 | Do not hold local SYSREF DDLY block in reset except at start. Anytime SYSREF_PD = 1 because of user programming or device RESET, it is necessary to set SYSREF_CLR for 15 VCO clock cycles to clear the local SYSREF digital delay. Once cleared, SYSREF_CLR must be cleared to allow SYSREF to operate. |

Enabling JESD204B operation involves synchronizing all the clock dividers with the SYSREF divider, then configuring the actual SYSREF functionality.

#### 5.3.1.1 Setup of SYSREF Example

The following procedure is a programming example for a system which is to operate with a 3000 MHz VCO frequency. Use DCLKout0 and DCLKout2 to drive converters at 1500 MHz. Use DCLKout4 to drive an FPGA at 150 MHz. Synchronize the converters and FPGA using a two SYSREF pulses at 10 MHz.

- Program registers 0x000 to 0x1fff as desired. Key to prepare for SYSREF operations:**
  - Prepare for manual SYNC: SYNC\_POL = 0, SYNC\_MODE = 1, SYSREF\_MUX = 0
  - Setup output dividers as per example: DCLKout0\_1\_DIV and DCLKout2\_3\_DIV = 2 for frequency of 1500 MHz. DCLKout4\_5\_DIV for frequency of 150 MHz.
  - Setup output dividers as per example: SYSREF\_DIV = 300 for 10 MHz SYSREF
  - Setup SYSREF: SYSREF\_PD = 0, SYSREF\_DDLY\_PD = 0, SYNC\_EN = 1, SYSREF\_PLSR\_PD = 0, SYSREF\_PULSE\_CNT = 1 (2 pulses)
  - Clear Local SYSREF DDLY: SYSREF\_CLR = 1.
- Establish deterministic phase relationships between SYSREF and Device Clock for JESD204B:**
  - Set device clock and sysref divider digital delays: DCLKout0\_1\_DDLY, DCLKout2\_3\_DDLY, DCLKout4\_5\_DDLY, SYSREF\_DDLY.
  - Set device clock digital delay half steps: DCLKout0\_HS, DCLKout2\_HS, DCLKout4\_HS.
  - Set SYSREF clock digital delay as required to achieve known phase relationships: SDCLKout1\_DDLY, SDCLKout3\_DDLY, SDCLKout5\_DDLY.
  - To allow SYNC to effect dividers: SYNC\_DIS0 = 0, SYNC\_DIS2 = 0, SYNC\_DIS4 = 0, SYNC\_DISSYSREF = 0
  - Perform SYNC by toggling SYNC\_POL = 1 then SYNC\_POL = 0.**
- Now that dividers are synchronized, **disable SYNC from resetting these dividers.** It is not desired for SYSREF to reset it's own divider or the dividers of the output clocks.
  - Prevent SYNC (SYSREF) from affecting dividers: SYNC\_DIS0 = 1, SYNC\_DIS2 = 1, SYNC\_DIS4 = 1, SYNC\_DISSYSREF = 1.
- Release reset of local SYSREF digital delay.**
  - SYSREF\_CLR = 0. Note this bit needs to be set for only 15 VCO clocks after SYSREF\_PD = 0.
- Set SYSREF operation.**
  - Allow pin SYNC event to start pulsor: SYNC\_MODE = 2.
  - Select pulsor as SYSREF signal: SYSREF\_MUX = 2.
- Complete!** Now asserting the SYNC pin, or toggling SYNC\_POL will result in a series of 2 SYSREF pulses.

### 5.3.1.2 SYSREF\_CLR

The local digital delay of the SDCLKout is implemented as a shift buffer. To ensure no un-wanted pulses occur at this SYSREF output at startup, when using SYSREF, requires clearing the buffers by setting SYSREF\_CLR = 1 for 15 VCO clock cycles. After a reset, this bit is set, so it must be cleared before SYSREF output is used.

## 5.3.2 SYSREF MODES

### 5.3.2.1 SYSREF Pulsor

This mode allows for the output of 1, 2, 4, or 8 SYSREF pulses for every SYNC pin event or SPI programming. This implements the gapped periodic functionality of the JEDEC JESD204B specification.

When in SYSREF Pulsor mode, programming the field SYSREF\_PULSE\_CNT in register 0x13E will result in the pulsor sending the programmed number of pulses.

### 5.3.2.2 Continuous SYSREF

This mode allows for continuous output of the SYSREF clock.

Continuous operation of SYSREF is not recommended due to crosstalk from the SYSREF clock to device clock. JESD204B is designed to operate with a single burst of pulses to initialize the system at startup, after which it is theoretically not required to send another SYSREF since the system will continue to operate with deterministic phases.

If continuous operation of SYSREF is required, consider using a SYSREF output from a non-adjacent output or SYSREF from the OSCout pin to minimize crosstalk.

### 5.3.2.3 SYSREF Request

This mode allows an external source to synchronously turn on or off a continuous stream of SYSREF pulses using the SYNC/SYSREF\_REQ pin.

Setup the mode by programming SYSREF\_REQ\_EN and SYSREF\_MUX = 2 (Pulsor). The pulsor does not need to be powered for this mode of operation.

When the SYSREF\_REQ pin is asserted, the SYSREF\_MUX will synchronously be set to continuous mode providing continuous pulses at the SYSREF frequency until the SYSREF\_REQ pin is un-asserted and the final SYSREF pulse will complete sending synchronously.

## 5.4 Digital Delay

Digital (coarse) delay allows a group of outputs to be delayed by 4 to 32 VCO cycles. The delay step can be as small as half the period of the VCO cycle by using the DCLKoutX\_HS bit. There are two different ways to use the digital delay:

1. Fixed digital delay
2. Dynamic digital delay

In both delay modes, the regular clock divider is substituted with an alternative divide value. The substitute divide value consists of two values, DCLKoutX\_DDLY\_CNTH and DCLKoutX\_DDLY\_CNTL. The minimum \_CNTH/\_CNTL value is 2 and the maximum \_CNTH/\_CNTL value is 16. This will result in a minimum alternative divide value of 4 and a maximum of 32.

### 5.4.1 FIXED DIGITAL DELAY

Fixed digital delay value takes effect on the clock outputs after a SYNC event. As such, the outputs will be LOW for a while during the SYNC event. Applications that cannot accept clock breakup when adjusting digital delay should use dynamic digital delay.

#### 5.4.1.1 Fixed Digital Delay Example

Assuming the device already has the following initial configurations, and the application should delay DCLKout2 by one VCO cycle compared to DCLKout0.

- VCO frequency = 2949.12 MHz
- DCLKout0 = 368.64 MHz (DCLKout0\_DIV = 8)
- DCLKout2 = 368.64 MHz (DCLKout2\_DIV = 8)

The following steps should be followed

1. Set DCLKout0\_DDLY\_CNTH = 4 and DCLKout2\_DDLY\_CNTH = 4. First part of delay for each clock.
2. Set DCLKout0\_DDLY\_CNTL = 4 and DCLKout2\_DDLY\_CNTL = 5. Second part of delay for each clock.
3. Set DCLKout2\_DDLY\_PD = 0 and DCLKout2\_DDLY\_PD = 0. Power up the digital delay circuit.
4. Set SYNC\_DIS0 = 0 and SYNC\_DIS2 = 0. Allow the output to be synchronized.
5. Perform SYNC by asserting, then unasserting SYNC. Either by using SYNC\_POL bit or the SYNC pin.
6. Now that the SYNC is complete, to save power it is allowable to power down DCLKout2\_DDLY\_PD = 0 and/or DCLKout2\_DDLY\_PD = 1.
7. Set SYNC\_DIS0 = 1 and SYNC\_DIS2 = 1. To prevent the output from being synchronized, very important for steady state operation when using JESD204B.




Figure 5-3. Fixed Digital Delay Example

### 5.4.2 DYNAMIC DIGITAL DELAY

Dynamic digital delay allows the phase of clocks to be changed with respect to each other with little impact to the clock signal. This is accomplished by substituting the regular clock divider with an alternate divide value for one cycle. This substitution will occur a number of times equal to the value programmed into the DDLYd\_STEP\_CNT field for all outputs with DDLYdX\_EN = 1.

- By programming a larger alternate divider (delay) value, the phase of the adjusted outputs will be delayed with respect to the other clocks.
- By programming a smaller alternate divider (delay) value, the phase of the adjusted output will be advanced with respect to the other clocks.

The following table shows the recommended DCLKoutX\_DDLY\_CNTH and DCLKoutX\_DDLY\_CNTL alternate divide setting for delay by one VCO cycle. The clock will output high during the DCLKoutX\_DDLY\_CNTH time to permit a continuous output clock. The clock output will be low during the DCLKoutX\_DDLY\_CNTL time.

**Table 5-3. Recommended DCLKoutX\_DDLY\_CNTH/\_CNTL values for delay by one VCO cycle**

| Clock Divider | _CNTH | _CNTL |  | Clock Divider | _CNTH             | _CNTL             |
|---------------|-------|-------|--|---------------|-------------------|-------------------|
| 2             | 2     | 3     |  | 17            | 9                 | 9                 |
| 3             | 3     | 4     |  | 18            | 9                 | 10                |
| 4             | 2     | 3     |  | 19            | 10                | 10                |
| 5             | 3     | 3     |  | 20            | 10                | 11                |
| 6             | 3     | 4     |  | 21            | 11                | 11                |
| 7             | 4     | 4     |  | 22            | 11                | 12                |
| 8             | 4     | 5     |  | 23            | 12                | 12                |
| 9             | 5     | 5     |  | 24            | 12                | 13                |
| 10            | 5     | 6     |  | 25            | 13                | 13                |
| 11            | 6     | 6     |  | 26            | 13                | 14                |
| 12            | 6     | 7     |  | 27            | 14                | 14                |
| 13            | 7     | 7     |  | 28            | 14                | 15                |
| 14            | 7     | 8     |  | 29            | 15                | 15                |
| 15            | 8     | 8     |  | 30            | 15                | 16 <sup>(1)</sup> |
| 16            | 8     | 9     |  | 31            | 16 <sup>(1)</sup> | 16 <sup>(1)</sup> |

(1) To achieve \_CNTH/\_CNTL value of 16, 0 must be programmed into the \_CNTH/\_CNTL field.

### 5.4.3 SINGLE AND MULTIPLE DYNAMIC DIGITAL DELAY EXAMPLE

In this example two separate adjustments will be made to the device clocks. In the first adjustment a single delay of 1 VCO cycle will occur between DCLKout2 and DCLKout0. In the second adjustment two delays of 1 VCO cycle will occur between DCLKout2 and DCLKout0. At this point in the example, DCLKout2 will be delayed 3 VCO cycles behind DCLKout0.

Assuming the device already has the following initial configurations:

- VCO frequency: 2949.12 MHz
- DCLKout0 = 368.64 MHz, DCLKout0\_DIV = 8
- DCLKout2 = 368.64 MHz, DCLKout2\_DIV = 8

The following steps illustrate the example above:

1. Set DCLKout2\_DDLY\_CNTH = 4. First part of delay for DCLKout2.
2. Set DCLKout2\_DDLY\_CNTL = 5. Second part of delay for DCLKout2.
3. Set DCLKout2\_DDLY\_PD = 0. Enable the digital delay for DCLKout2.
4. Set DDLYd2\_EN = 1. Enable dynamic digital delay for DCLKout2.
5. Set SYNC\_DIS0 = 1 and SYNC\_DIS2 = 0. Sync should be disabled to DCLKout0, but not DCLKout2.
6. Set SYNC\_MODE = 3. Enable SYNC event from SPI write to DDLYd\_STEP\_CNT's register.
7. Set SYNC\_MODE = 2, SYSREF\_MUX = 2. Setup proper SYNC settings.
8. Set DDLYd\_STEP\_CNT = 1. This begins the **first adjustment**.


*Before step 7 DCLKout2 clock edge is aligned with DCLKout0.*

*After step 7, DCLKout2 counts four VCO cycles high and then five VCO cycles low as programmed by DCLKout2\_DDLY\_CNTH and DCLKout2\_DDLY\_CNTL fields, effectively delaying DCLKout2 by one VCO cycle with respect to DCLKout0. **This is the first adjustment.***

8. Set DDLYd\_STEP\_CNT = 2. This begins the **second adjustment**.

*Before step 8, DCLKout2 clock edge was delayed 1 VCO cycle from DCLKout0.*

*After step 8, DCLKout2 counts four VCO cycles high and then five VCO cycles low as programmed by DCLKout2\_DDLY\_CNTH and DCLKout2\_DDLY\_CNTL fields twice, delaying DCLKout2 by two VCO cycles with respect to DCLKout0. **This is the second adjustment.***



**Figure 5-4. Single and Multiple Adjustment Dynamic Digital Delay Example**



## 5.5 SYSREF to Device Clock Alignment

To ensure proper JESD204B operation, the timing relationship between the SYSREF and the Device clock must be adjusted for optimum setup and hold time. The  $t_{\text{JESD204B}}$  defines the time between SYSREF and Device Clock for a specific condition of SYSREF divider and Device Clock digital delay. From this point, the SYSREF\_DDLY, SDCLKoutY\_DDLY, DCLKoutX\_DDLY\_CNTH, DCLKoutDDLY\_CNTH, and DCLKoutX\_MUX, SDCKLoutX\_ADLY, etc. can be adjusted to provide the required setup and hold time between SYSREF and Device Clock.

It is possible to digitally adjust the SYSREF up to 20 VCO cycles before the SYSREF. So for example with a 2949.12 MHz VCO frequency,  $t_{\text{JESD204B}} + 20 * (1/\text{VCO Frequency}) = -80 \text{ ps} + 20 * (1/2949.12 \text{ MHz}) = 6.7 \text{ ns}$ .

## 5.6 Input Clock Switching

Manual, pin select, and automatic are three different kinds clock input switching modes can be set with the CLKIn\_SEL\_MODE register.

Below is information about how the active input clock is selected and what causes a switching event in the various clock input selection modes.

### 5.6.1 INPUT CLOCK SWITCHING - MANUAL MODE

When CLKIn\_SEL\_MODE is 0, 1, or 2 then CLKIn0, CLKIn1, or CLKIn2 respectively is always selected as the active input clock. Manual mode will also override the EN\_CLKInX bits such that the CLKInX buffer will operate even if CLKInX is disabled with EN\_CLKInX = 0.

If holdover is entered in this mode, then the device will re-lock to the selected CLKIn upon holdover exit.

### 5.6.2 INPUT CLOCK SWITCHING - PIN SELECT MODE

When CLKIn\_SEL\_MODE is 3, the pins CLKIn\_SEL0 and CLKIn\_SEL1 select which clock input is active.

#### Configuring Pin Select Mode

The CLKIn\_SEL0\_TYPE must be programmed to an input value for the CLKIn\_SEL0 pin to function as an input for pin select mode.

The CLKIn\_SEL1\_TYPE must be programmed to an input value for the CLKIn\_SEL1 pin to function as an input for pin select mode.

If the CLKIn\_SELX\_TYPE is set as output, the pin input value is considered "Low."

The polarity of CLKIn\_SEL0 and CLKIn\_SEL1 input pins can be inverted with the CLKIn\_SEL\_INV bit.

[Table 5-4](#) defines which input clock is active depending on CLKIn\_SEL0 and CLKIn\_SEL1 state.

**Table 5-4. Active Clock Input - Pin Select Mode, CLKIn\_SEL\_INV = 0**

| Pin CLKIn_SEL1 | Pin CLKIn_SEL0 | Active Clock |
|----------------|----------------|--------------|
| Low            | Low            | CLKIn0       |
| Low            | High           | CLKIn1       |
| High           | Low            | CLKIn2       |
| High           | High           | Holdover     |

The pin select mode will override the EN\_CLKInX bits such that the CLKInX buffer will operate even if CLKInX is disabled with EN\_CLKInX = 0. To switch as fast as possible, keep the clock input buffers enabled (EN\_CLKInX = 1) that could be switched to.

### 5.6.3 INPUT CLOCK SWITCHING - AUTOMATIC MODE

When CLKIn\_SEL\_MODE is 4, the active clock is selected in round-robin order of enabled clock inputs starting upon an input clock switch event. The switching order of the clocks is CLKIn0 → CLKIn1 → CLKIn2 → CLKIn0, etc.

For a clock input to be eligible to be switched through, it must be enabled using EN\_CLKInX.

#### Starting Active Clock

Upon programming this mode, the currently active clock remains active if PLL1 lock detect is high. To ensure a particular clock input is the active clock when starting this mode, program CLKIn\_SEL\_MODE to the manual mode which selects the desired clock input (CLKIn0, 1, or 2). Wait for PLL1 to lock PLL1\_DLD = 1, then select this mode with CLKIn\_SEL\_MODE = 4.

## 5.7 Digital Lock Detect

Both PLL1 and PLL2 support digital lock detect. Digital lock detect compares the phase between the reference path (R) and the feedback path (N) of the PLL. When the time error, which is phase error, between the two signals is less than a specified window size ( $\epsilon$ ) a lock detect count increments. When the lock detect count reaches a user specified value, PLL1\_DLD\_CNT or PLL2\_DLD\_CNT, lock detect is asserted true. Once digital lock detect is true, a single phase comparison outside the specified window will cause digital lock detect to be asserted false. This is illustrated in Figure 5-5.




Figure 5-5. Digital Lock Detect Flowchart

This incremental lock detect count feature functions as a digital filter to ensure that lock detect isn't asserted for only a brief time when the phases of R and N are within the specified tolerance for only a brief time during initial phase lock.

See Section 7.1 for more detailed information on programming the registers to achieve a specified frequency accuracy in ppm with lock detect.

The digital lock detect signal can be monitored on the Status\_LD1 or Status\_LD2 pin. The pin may be programmed to output the status of lock detect for PLL1, PLL2, or both PLL1 and PLL2.

### 5.7.1 CALCULATING DIGITAL LOCK DETECT FREQUENCY ACCURACY

See Section 7.1 for more detailed information on programming the registers to achieve a specified frequency accuracy in ppm with lock detect.

The digital lock detect feature can also be used with holdover to automatically exit holdover mode. See Section 5.8.3 for more info.

## 5.8 Holdover

Holdover mode causes PLL2 to stay locked on frequency with minimal frequency drift when an input clock reference to PLL1 becomes invalid. While in holdover mode, the PLL1 charge pump is TRI-STATED and a fixed tuning voltage is set on CPout1 to operate PLL1 in open loop.

### 5.8.1 ENABLE HOLDOVER

Program `HOLDOVER_EN = 1` to enable holdover mode.

Holdover mode can be configured to set the CPout1 voltage upon holdover entry to a fixed user defined voltage or a tracked voltage.

#### 5.8.1.1 Fixed (Manual) CPout1 Holdover Mode

By programming `MAN_DAC_EN = 1`, then the `MAN_DAC` value will be set on the CPout1 pin during holdover.

The user can optionally enable CPout1 voltage tracking (`TRACK_EN = 1`), read back the tracked DAC value, then re-program `MAN_DAC` value to a user desired value based on information from previous DAC read backs. This allows the most user control over the holdover CPout1 voltage, but also requires more user intervention.

#### 5.8.1.2 Tracked CPout1 Holdover Mode

By programming `MAN_DAC_EN = 0` and `TRACK_EN = 1`, the tracked voltage of CPout1 will be set on the CPout1 pin during holdover. When the DAC has acquired the current CPout1 voltage, the "DAC\_Locked" signal is set which may be observed on `Status_LD1` or `Status_LD2` pins by programming `PLL1_LD_MUX` or `PLL2_LD_MUX` respectively.

Updates to the DAC value for the Tracked CPout1 sub-mode occurs at the rate of the PLL1 phase detector frequency divided by (`DAC_CLK_MULT * DAC_CLK_CNTR`).

The DAC update rate should be programmed for  $\leq 100$  kHz to ensure DAC holdover accuracy.

The ability to program slow DAC update rates, for example one DAC update per 4.08 seconds when using 1024 kHz PLL1 phase detector frequency with `DAC_CLK_MULT = 16,384` and `DAC_CLK_CNTR = 255`, allows the device to "look-back" and set CPout1 at at previous "good" CPout1 tuning voltage values before the event which caused holdover to occur.

The current voltage of DAC value can be read back using `RB_DAC_VALUE`, see [Section 6.3.9.7](#).

### 5.8.2 DURING HOLDOVER

PLL1 is run in open loop mode.

- PLL1 charge pump is set to TRI-STATE.
- PLL1 DLD will be un-asserted.
- The HOLDOVER status is asserted
- During holdover If PLL2 was locked prior to entry of holdover mode, PLL2 DLD will continue to be asserted.
- CPout1 voltage will be set to:
  - a voltage set in the `MAN_DAC` register (`MAN_DAC_EN = 1`).
  - a voltage determined to be the last valid CPout1 voltage (`MAN_DAC_EN = 0`).
- PLL1 will attempt to lock with the active clock input.

The HOLDOVER status signal can be monitored on the `Status_LD1` or `Status_LD2` pin by programming the `PLL1_DLD_MUX` or `PLL2_DLD_MUX` register to "Holdover Status."

### 5.8.3 EXITING HOLDOVER

Holdover mode can be exited in one of two ways.

- Manually, by programming the device from the host.
- Automatically, By a clock operating within a specified ppm of the current PLL1 frequency on the active clock input.

### 5.8.4 HOLDOVER FREQUENCY ACCURACY AND DAC PERFORMANCE

When in holdover mode PLL1 will run in open loop and the DAC will set the CPout1 voltage. If Fixed CPout1 mode is used, then the output of the DAC will be a voltage dependant upon the MAN\_DAC register. If Tracked CPout1 mode is used, then the output of the DAC will be the voltage at the CPout1 pin before holdover mode was entered. When using Tracked mode and MAN\_DAC\_EN = 1, during holdover the DAC value is loaded with the programmed value in MAN\_DAC, not the tracked value.

When in Tracked CPout1 mode the DAC has a worst case tracking error of  $\pm 2$  LSBs once PLL1 tuning voltage is acquired. The step size is approximately 3.2 mV, therefore the VCXO frequency error during holdover mode caused by the DAC tracking accuracy is  $\pm 6.4 \text{ mV} \times K_v$ . Where  $K_v$  is the tuning sensitivity of the VCXO in use. Therefore the accuracy of the system when in holdover mode in ppm is:

$$\text{Holdover accuracy (ppm)} = \frac{\pm 6.4 \text{ mV} \times K_v \times 1e6}{\text{VCXO Frequency}}$$

Example: consider a system with a 19.2 MHz clock input, a 153.6 MHz VCXO with a  $K_v$  of 17 kHz/V. The accuracy of the system in holdover in ppm is:

$$\pm 0.71 \text{ ppm} = \pm 6.4 \text{ mV} \times 17 \text{ kHz/V} \times 1e6 / 153.6 \text{ MHz}$$

It is important to account for this frequency error when determining the allowable frequency error window to cause holdover mode to exit.

### 5.8.5 HOLDOVER MODE - AUTOMATIC EXIT OF HOLDOVER

The LMK048xx device can be programmed to automatically exit holdover mode when the accuracy of the frequency on the active clock input achieves a specified accuracy. The programmable variables include PLL1\_WND\_SIZE and DLD\_HOLD\_CNT.

See [Section 7.1](#) to calculate the register values to cause holdover to automatically exit upon reference signal recovery to within a user specified ppm error of the holdover frequency.

It is possible for the time to exit holdover to vary because the condition for automatic holdover exit is for the reference and feedback signals to have a time/phase error less than a programmable value. Because it is possible for two clock signals to be very close in frequency but not close in phase, it may take a long time for the phases of the clocks to align themselves within the allowable time/phase error before holdover exits.

## 6 GENERAL PROGRAMMING INFORMATION

LMK04820 family devices are programmed using 24-bit registers. Each register consists of a 1-bit command field (R/W), a 2-bit multi-byte field (W1, W0), a 13-bit address field (A12 to A0) and a 8-bit data field (D7 to D0). The contents of each register is clocked in MSB first (R/W), and the LSB (D0) last. During programming, the CS\* signal is held low. The serial data is clocked in on the rising edge of the SCK signal. After the LSB is clocked in the CS\* signal goes *high* to latch the contents into the shift register. It is recommended to program registers in numeric order, for example 0x000 to 0x1FFF to achieve proper device operation. Each register consists of one more more fields which control the device functionality. See electrical characteristics and [Figure 2-1](#) for timing details.

W1 and W0 shall be written as 0.

### 6.1 Recommended Programming Sequence

Registers are programmed in numeric order with 0x000 being the first and 0x1FFF being the last register programmed. The recommended programming sequence from POR involves:

1. Programming register 0x000 with RESET = 1.
2. Programming registers in numeric order from 0x000 to 0x165.
3. Programming registers 0x17C and 0x17D.
4. Programming registers 0x166 to 0x1FFF.

Program register 0x17C (OPT\_REG\_1) and 0x17D (OPT\_REG\_2) before programming PLL2 in registers: 0x166, 0x167, and 0x168 to optimize VCO1 phase noise performance over temperature.

#### 6.1.1 SPI LOCK

When writing to SPI\_LOCK, registers 0x1FFD, 0x1FFE, and 0x1FFF should all always be written sequentially.

#### 6.1.2 SYSREF\_CLR

When using SYSREF output, SYSREF local digital delay block should be cleared using SYSREF\_CLR bit. See [Section 5.3.1.2](#) for more info.

## 6.2 Register Map

Table 6-1 provides the register map for device programming. Any register can be read from the same data address it is written to.

**Table 6-1. Register Map**

| Address | Data               |                 |                   |                   |                    |                    |              |              |  |
|---------|--------------------|-----------------|-------------------|-------------------|--------------------|--------------------|--------------|--------------|--|
| [11:0]  | 7                  | 6               | 5                 | 4                 | 3                  | 2                  | 1            | 0            |  |
| 0x000   | RESET              | 0               | 0                 | SPI_3WIRE_DIS     | 0                  | 0                  | 0            | 0            |  |
| 0x002   | 0                  | 0               | 0                 | 0                 | 0                  | 0                  | 0            | POWER DOWN   |  |
| 0x003   | ID_DEVICE_TYPE     |                 |                   |                   |                    |                    |              |              |  |
| 0x004   | ID_PROD[15:8]      |                 |                   |                   |                    |                    |              |              |  |
| 0x005   | ID_PROD[7:0]       |                 |                   |                   |                    |                    |              |              |  |
| 0x006   | ID_MASKREV         |                 |                   |                   |                    |                    |              |              |  |
| 0x00C   | ID_VNDR[15:8]      |                 |                   |                   |                    |                    |              |              |  |
| 0x00D   | ID_VNDR[7:0]       |                 |                   |                   |                    |                    |              |              |  |
| 0x100   | 0                  | CLKout0_1_ODL   | CLKout0_1_IDL     | DCLKout0_DIV      |                    |                    |              |              |  |
| 0x101   | DCLKout0_DDLY_CNTH |                 |                   |                   | DCLKout0_DDLY_CNTL |                    |              |              |  |
| 0x103   | DCLKout0_ADLY      |                 |                   |                   |                    | DCLKout0_ADLY_MUX  | DCLKout0_MUX |              |  |
| 0x104   | 0                  | DCLKout0_HS     | SDCLKout1_MUX     | SDCLKout1_DDLY    |                    |                    |              | SDCLKout1_HS |  |
| 0x105   | 0                  | 0               | 0                 | SDCLKout1_ADLY_EN | SDCLKout1_ADLY     |                    |              |              |  |
| 0x106   | DCLKout0_DDLY_PD   | DCLKout0_HSg_PD | DCLKout0_ADLYg_PD | DCLKout0_ADLY_PD  | CLKout0_1_PD       | SDCLKout1_DIS_MODE |              | SDCLKout1_PD |  |
| 0x107   | SDCLKout1_POL      | CLKout1_FMT     |                   |                   | DCLKout0_POL       | CLKout0_FMT        |              |              |  |
| 0x108   | 0                  | CLKout2_3_ODL   | CLKout2_3_IDL     | DCLKout2_DIV      |                    |                    |              |              |  |
| 0x109   | DCLKout2_DDLY_CNTH |                 |                   |                   | DCLKout2_DDLY_CNTL |                    |              |              |  |
| 0x10B   | DCLKout2_ADLY      |                 |                   |                   |                    | DCLKout2_ADLY_MUX  | DCLKout2_MUX |              |  |
| 0x10C   | 0                  | DCLKout2_HS     | SDCLKout3_MUX     | SDCLKout3_DDLY    |                    |                    |              | SDCLKout3_HS |  |
| 0x10D   | 0                  | 0               | 0                 | SDCLKout3_ADLY_EN | SDCLKout3_ADLY     |                    |              |              |  |
| 0x10E   | DCLKout2_DDLY_PD   | DCLKout2_HSg_PD | DCLKout2_ADLYg_PD | DCLKout2_ADLY_PD  | CLKout2_3_PD       | SDCLKout3_DIS_MODE |              | SDCLKout3_PD |  |
| 0x10F   | SDCLKout3_POL      | CLKout3_FMT     |                   |                   | DCLKout2_POL       | CLKout2_FMT        |              |              |  |
| 0x110   | 0                  | CLKout4_5_ODL   | CLKout4_5_IDL     | DCLKout4_DIV      |                    |                    |              |              |  |
| 0x111   | DCLKout4_DDLY_CNTH |                 |                   |                   | DCLKout4_DDLY_CNTL |                    |              |              |  |
| 0x113   | DCLKout4_ADLY      |                 |                   |                   |                    | DCLKout4_ADLY_MUX  | DCLKout4_MUX |              |  |
| 0x114   | 0                  | DCLKout4_HS     | SDCLKout5_MUX     | SDCLKout5_DDLY    |                    |                    |              | SDCLKout5_HS |  |
| 0x115   | 0                  | 0               | 0                 | SDCLKout5_ADLY_EN | SDCLKout5_ADLY     |                    |              |              |  |
| 0x116   | DCLKout4_DDLY_PD   | DCLKout4_HSg_PD | DCLKout4_ADLYg_PD | DCLKout4_ADLY_PD  | CLKout4_5_PD       | SDCLKout5_DIS_MODE |              | SDCLKout5_PD |  |
| 0x117   | SDCLKout5_POL      | CLKout5_FMT     |                   |                   | DCLKout4_POL       | CLKout4_FMT        |              |              |  |
| 0x118   | 0                  | CLKout6_7_ODL   | CLKout6_8_IDL     | DCLKout6_DIV      |                    |                    |              |              |  |
| 0x119   | DCLKout6_DDLY_CNTH |                 |                   |                   | DCLKout6_DDLY_CNTL |                    |              |              |  |

**Table 6-1. Register Map (continued)**

| Address | Data                |                  |                    |                    |                     |                     |                  |               |  |
|---------|---------------------|------------------|--------------------|--------------------|---------------------|---------------------|------------------|---------------|--|
|         | 7                   | 6                | 5                  | 4                  | 3                   | 2                   | 1                | 0             |  |
| 0x11B   | DCLKout6_ADLY       |                  |                    |                    |                     | DCLKout6_ADLY_MUX   | DCLKout6_MUX     |               |  |
| 0x11C   | 0                   | DCLKout6_HS      | SDCLKout7_MUX      | SDCLKout7_DDLY     |                     |                     | SDCLKout7_HS     |               |  |
| 0x11D   | 0                   | 0                | 0                  | SDCLKout7_ADLY_EN  | SDCLKout7_ADLY      |                     |                  |               |  |
| 0x11E   | DCLKout6_DDLY_PD    | DCLKout6_HSg_PD  | DCLKout6_ADLYg_PD  | DCLKout6_ADLY_PD   | CLKout6_7_PD        | SDCLKout7_DIS_MODE  |                  | SDCLKout7_PD  |  |
| 0x11F   | SDCLKout7_POL       | CLKout7_FMT      |                    |                    | DCLKout6_POL        | CLKout6_FMT         |                  |               |  |
| 0x120   | 0                   | CLKout8_9_ODL    | CLKout8_9_IDL      | DCLKout8_DIV       |                     |                     |                  |               |  |
| 0x121   | DCLKout8_DDLY_CNTH  |                  |                    |                    | DCLKout8_DDLY_CNTL  |                     |                  |               |  |
| 0x123   | DCLKout8_ADLY       |                  |                    |                    |                     | DCLKout8_ADLY_MUX   | DCLKout8_MUX     |               |  |
| 0x124   | 0                   | DCLKout8_HS      | SDCLKout9_MUX      | SDCLKout9_DDLY     |                     |                     | SDCLKout9_HS     |               |  |
| 0x125   | 0                   | 0                | 0                  | SDCLKout9_ADLY_EN  | SDCLKout9_ADLY      |                     |                  |               |  |
| 0x126   | DCLKout8_DDLY_PD    | DCLKout8_HSg_PD  | DCLKout8_ADLYg_PD  | DCLKout8_ADLY_PD   | CLKout8_9_PD        | SDCLKout9_DIS_MODE  |                  | SDCLKout9_PD  |  |
| 0x127   | SDCLKout9_POL       | CLKout9_FMT      |                    |                    | DCLKout8_POL        | CLKout8_FMT         |                  |               |  |
| 0x128   | 0                   | CLKout10_11_ODL  | CLKout10_11_IDL    | DCLKout10_DIV      |                     |                     |                  |               |  |
| 0x129   | DCLKout10_DDLY_CNTH |                  |                    |                    | DCLKout10_DDLY_CNTL |                     |                  |               |  |
| 0x12B   | DCLKout10_ADLY      |                  |                    |                    |                     | DCLKout10_ADLY_MUX  | DCLKout10_MUX    |               |  |
| 0x12C   | 0                   | DCLKout10_HS     | SDCLKout11_MUX     | SDCLKout11_DDLY    |                     |                     | SDCLKout11_HS    |               |  |
| 0x12D   | 0                   | 0                | 0                  | SDCLKout11_ADLY_EN | SDCLKout11_ADLY     |                     |                  |               |  |
| 0x12E   | DCLKout10_DDLY_PD   | DCLKout10_HSg_PD | DCLKout10_ADLYg_PD | DCLKout10_ADLY_PD  | CLKout10_11_PD      | SDCLKout11_DIS_MODE |                  | SDCLKout11_PD |  |
| 0x12F   | SDCLKout11_POL      | CLKout11_FMT     |                    |                    | DCLKout10_POL       | CLKout10_FMT        |                  |               |  |
| 0x130   | 0                   | CLKout12_13_ODL  | CLKout12_13_IDL    | DCLKout12_DIV      |                     |                     |                  |               |  |
| 0x131   | DCLKout12_DDLY_CNTH |                  |                    |                    | DCLKout12_DDLY_CNTL |                     |                  |               |  |
| 0x133   | DCLKout12_ADLY      |                  |                    |                    |                     | DCLKout12_ADLY_MUX  | DCLKout12_MUX    |               |  |
| 0x134   | 0                   | DCLKout12_HS     | SDCLKout13_MUX     | SDCLKout13_DDLY    |                     |                     | SDCLKout13_HS    |               |  |
| 0x135   | 0                   | 0                | 0                  | SDCLKout13_ADLY_EN | SDCLKout13_ADLY     |                     |                  |               |  |
| 0x136   | DCLKout12_DDLY_PD   | DCLKout12_HSg_PD | DCLKout12_ADLYg_PD | DCLKout12_ADLY_PD  | CLKout12_13_PD      | SDCLKout13_DIS_MODE |                  | SDCLKout13_PD |  |
| 0x137   | SDCLKout13_POL      | CLKout13_FMT     |                    |                    | DCLKout12_POL       | CLKout12_FMT        |                  |               |  |
| 0x138   | 0                   | VCO_MUX          |                    | OSCOut_MUX         | OSCOut_FMT          |                     |                  |               |  |
| 0x139   | 0                   | 0                | 0                  | 0                  | 0                   | 0                   | SYSREF_MUX       |               |  |
| 0x13A   | 0                   | 0                | 0                  | SYSREF_DIV[12:8]   |                     |                     |                  |               |  |
| 0x13B   | SYSREF_DIV[7:0]     |                  |                    |                    |                     |                     |                  |               |  |
| 0x13C   | 0                   | 0                | 0                  | SYSREF_DDLY[12:8]  |                     |                     |                  |               |  |
| 0x13D   | SYSREF_DDLY[7:0]    |                  |                    |                    |                     |                     |                  |               |  |
| 0x13E   | 0                   | 0                | 0                  | 0                  | 0                   | 0                   | SYSREF_PULSE_CNT |               |  |
| 0x13F   | 0                   | 0                | 0                  | PLL2_NCLK_MUX      | PLL1_NCLK_MUX       | FB_MUX              |                  | FB_MUX_EN     |  |



**Table 6-1. Register Map (continued)**

| Address | Data                  |                |                        |                   |                  |                    |                         |                |
|---------|-----------------------|----------------|------------------------|-------------------|------------------|--------------------|-------------------------|----------------|
|         | 7                     | 6              | 5                      | 4                 | 3                | 2                  | 1                       | 0              |
| 0x140   | PLL1_PD               | VCO_LDO_PD     | VCO_PD                 | OSCin_PD          | SYSREF_GBL_PD    | SYSREF_PD          | SYSREF_DDLY_PD          | SYSREF_PLSR_PD |
| 0x141   | DDLYd_SYSREF_EN       | DDLYd12_EN     | DDLYd10_EN             | DDLYd7_EN         | DDLYd6_EN        | DDLYd4_EN          | DDLYd2_EN               | DDLYd0_EN      |
| 0x142   | 0                     | 0              | 0                      | DDLYd_STEP_CNT    |                  |                    |                         |                |
| 0x143   | SYSREF_DDLY_CLR       | SYNC_1SHOT_EN  | SYNC_POL               | SYNC_EN           | SYNC_PLL2_DLD    | SYNC_PLL1_DLD      | SYNC_MODE               |                |
| 0x144   | SYNC_DISSYSREF        | SYNC_DIS12     | SYNC_DIS10             | SYNC_DIS8         | SYNC_DIS6        | SYNC_DIS4          | SYNC_DIS2               | SYNC_DIS0      |
| 0x145   | 0                     | 1              | 1                      | 1                 | 1                | 1                  | 1                       | 1              |
| 0x146   | 0                     | 0              | CLKin2_EN              | CLKin1_EN         | CLKin0_EN        | CLKin2_TYPE        | CLKin1_TYPE             | CLKin0_TYPE    |
| 0x147   | CLKin_SEL_POL         | CLKin_SEL_MODE |                        |                   | CLKin1_OUT_MUX   |                    | CLKin0_OUT_MUX          |                |
| 0x148   | 0                     | 0              | CLKin_SEL0_MUX         |                   |                  | CLKin_SEL0_TYPE    |                         |                |
| 0x149   | 0                     | SDIO_RDBK_TYPE | CLKin_SEL1_MUX         |                   |                  | CLKin_SEL1_TYPE    |                         |                |
| 0x14A   | 0                     | 0              | RESET_MUX              |                   |                  | RESET_TYPE         |                         |                |
| 0x14B   | LOS_TIMEOUT           |                | LOS_EN                 | TRACK_EN          | HOLDOVER_FORCE   | MAN_DAC_EN         | MAN_DAC[9:8]            |                |
| 0x14C   | MAN_DAC[7:0]          |                |                        |                   |                  |                    |                         |                |
| 0x14D   | 0                     | 0              | DAC_TRIP_LOW           |                   |                  |                    |                         |                |
| 0x14E   | DAC_CLK_MULT          |                | DAC_TRIP_HIGH          |                   |                  |                    |                         |                |
| 0x14F   | DAC_CLK_CNTR          |                |                        |                   |                  |                    |                         |                |
| 0x150   | 0                     | 0              | 0                      | HOLDOVER_PLL1_DET | HOLDOVER_LOS_DET | HOLDOVER_VTUNE_DET | HOLDOVER_HITLESS_SWITCH | HOLDOVER_EN    |
| 0x151   | 0                     | 0              | HOLDOVER_DLD_CNT[13:8] |                   |                  |                    |                         |                |
| 0x152   | HOLDOVER_DLD_CNT[7:0] |                |                        |                   |                  |                    |                         |                |
| 0x153   | 0                     | 0              | CLKin0_R[13:8]         |                   |                  |                    |                         |                |
| 0x154   | CLKin0_R[7:0]         |                |                        |                   |                  |                    |                         |                |
| 0x155   | 0                     | 0              | CLKin1_R[13:8]         |                   |                  |                    |                         |                |
| 0x156   | CLKin1_R[7:0]         |                |                        |                   |                  |                    |                         |                |
| 0x157   | 0                     | 0              | CLKin2_R[13:8]         |                   |                  |                    |                         |                |
| 0x158   | CLKin2_R[7:0]         |                |                        |                   |                  |                    |                         |                |
| 0x159   | 0                     | 0              | PLL1_N[13:8]           |                   |                  |                    |                         |                |
| 0x15A   | PLL1_N[7:0]           |                |                        |                   |                  |                    |                         |                |
| 0x15B   | PLL1_WND_SIZE         |                | PLL1_CP_TRI            | PLL1_CP_POL       | PLL1_CP_GAIN     |                    |                         |                |
| 0x15C   | 0                     | 0              | PLL1_DLD_CNT[13:8]     |                   |                  |                    |                         |                |
| 0x15D   | PLL1_DLD_CNT[7:0]     |                |                        |                   |                  |                    |                         |                |
| 0x15E   | 0                     | 0              | PLL1_R_DLY             |                   |                  | PLL1_N_DLY         |                         |                |
| 0x15F   | PLL1_LD_MUX           |                |                        |                   | PLL1_LD_TYPE     |                    |                         |                |
| 0x160   | 0                     | 0              | 0                      | 0                 | PLL2_R[11:8]     |                    |                         |                |
| 0x161   | PLL2_R[7:0]           |                |                        |                   |                  |                    |                         |                |
| 0x162   | PLL2_P                |                |                        | OSCin_FREQ        |                  |                    | PLL2_XTAL_EN            | PLL2_REF_2X_EN |
| 0x163   | 0                     | 0              | 0                      | 0                 | 0                | 0                  | PLL2_N_CAL[17:16]       |                |
| 0x164   | PLL2_N_CAL[15:8]      |                |                        |                   |                  |                    |                         |                |
| 0x165   | PLL2_N_CAL[7:0]       |                |                        |                   |                  |                    |                         |                |
| 0x166   | 0                     | 0              | 0                      | 0                 | 0                | PLL2_FCAL_DIS      | PLL2_N[17:16]           |                |
| 0x167   | PLL2_N[15:8]          |                |                        |                   |                  |                    |                         |                |
| 0x168   | PLL2_N[7:0]           |                |                        |                   |                  |                    |                         |                |
| 0x169   | 0                     | PLL2_WND_SIZE  |                        | PLL2_CP_GAIN      |                  | PLL2_CP_POL        | PLL2_CP_TRI             | 1              |

**Table 6-1. Register Map (continued)**

| Address | Data              |               |                    |               |               |                 |               |                  |  |
|---------|-------------------|---------------|--------------------|---------------|---------------|-----------------|---------------|------------------|--|
|         | 7                 | 6             | 5                  | 4             | 3             | 2               | 1             | 0                |  |
| 0x16A   | 0                 | SYSREF_REQ_EN | PLL2_DLD_CNT[15:8] |               |               |                 |               |                  |  |
| 0x16B   | PLL2_DLD_CNT[7:0] |               |                    |               |               |                 |               |                  |  |
| 0x16C   | 0                 | 0             | PLL2_LF_R4         |               |               | PLL2_LF_R3      |               |                  |  |
| 0x16D   | PLL2_LF_C4        |               |                    |               | PLL2_LF_C3    |                 |               |                  |  |
| 0x16E   | PLL2_LD_MUX       |               |                    |               | PLL2_LD_TYPE  |                 |               |                  |  |
| 0x173   | 0                 | PLL2_PRE_PD   | PLL2_PD            | 0             | 0             | 0               | 0             | 0                |  |
| 0x17C   | OPT_REG_1         |               |                    |               |               |                 |               |                  |  |
| 0x17D   | OPT_REG_2         |               |                    |               |               |                 |               |                  |  |
| 0x182   | 0                 | 0             | 0                  | 0             | 0             | RB_PLL1_LD_LOST | RB_PLL1_LD    | CLR_PLL1_LD_LOST |  |
| 0x183   | 0                 | 0             | 0                  | 0             | 0             | RB_PLL2_LD_LOST | RB_PLL2_LD    | CLR_PLL2_LD_LOST |  |
| 0x184   | RB_DAC_VALUE[9:8] |               | RB_CLKin2_SEL      | RB_CLKin1_SEL | RB_CLKin0_SEL | X               | RB_CLKin1_LOS | RB_CLKin0_LOS    |  |
| 0x185   | RB_DAC_VALUE[7:0] |               |                    |               |               |                 |               |                  |  |
| 0x188   | 0                 | 0             | 0                  | RB_HOLD OVER  | X             | X               | X             | X                |  |
| 0x1FFD  | SPI_LOCK[23:16]   |               |                    |               |               |                 |               |                  |  |
| 0x1FFE  | SPI_LOCK[15:8]    |               |                    |               |               |                 |               |                  |  |
| 0x1FFF  | SPI_LOCK[7:0]     |               |                    |               |               |                 |               |                  |  |

## 6.3 Device Register Descriptions

The following section details the fields of each register, the Power On Reset Defaults, and specific descriptions of each bit.

In some cases similar fields are located in multiple registers. In this case specific outputs may be designated as X or Y. In these cases the X will represent even numbers from 0 to 12 and the Y will represent odd numbers from 1 to 13. In the case where X and Y are both used in a bit name then  $Y = X + 1$ .

### 6.3.1 SYSTEM FUNCTIONS

#### 6.3.1.1 RESET, SPI\_3WIRE\_DIS

This register contains the RESET function.

##### Register 0x000

| Bit | Name          | POR Default | Description  |
|-----|---------------|-------------|--|
| 7   | RESET         | 0           | 0: Normal Operation<br>1: Reset (automatically cleared)  |
| 6:5 | NA            | 0           | Reserved   |
| 4   | SPI_3WIRE_DIS | 0           | Disable 3 wire SPI mode. 4 Wire SPI mode is enabled by selecting SPI Read back in one of the output MUX settings. For example CLKin0_SEL_MUX.<br>0: 3 Wire Mode enabled<br>1: 3 Wire Mode disabled |
| 3:0 | NA            | NA          | Reserved   |

#### 6.3.1.2 POWERDOWN

This register contains the POWERDOWN function.

##### Register 0x002

| Bit | Name      | POR Default | Description                         |
|-----|-----------|-------------|-------------------------------------|
| 7:1 | NA        | 0           | Reserved                            |
| 0   | POWERDOWN | 0           | 0: Normal Operation<br>1: Powerdown |

#### 6.3.1.3 ID\_DEVICE\_TYPE

This register contains the product device type. This is read only register.

##### Register 0x003

| Bit | Name           | POR Default | Description              |
|-----|----------------|-------------|--------------------------|
| 7:0 | ID_DEVICE_TYPE | 6           | PLL product device type. |

#### 6.3.1.4 ID\_PROD[15:8], ID\_PROD

These registers contain the product identifier. This is read only register.

##### ID\_PROD REGISTER CONFIGURATION, ID\_PROD[15:0]

| MSB        |           |               | LSB         |                                |
|------------|-----------|---------------|-------------|--------------------------------|
| 0x004[7:0] |           |               | 0x005[7:0]  |                                |
| Bit        | Registers | Field Name    | POR Default | Description                    |
| 7:0        | 0x004     | ID_PROD[15:8] | 208         | MSB of the product identifier. |
| 7:0        | 0x005     | ID_PROD       | 91          | LSB of the product identifier. |

## LMK04826B, LMK04828B

SNAS605 AP – MARCH 2013 – REVISED JUNE 2013

[www.ti.com](http://www.ti.com)

### 6.3.1.5 ID\_MASKREV

This register contains the IC version identifier. This is read only register.

#### Register 0x006

| Bit | Name       | POR Default | Description                        |
|-----|------------|-------------|------------------------------------|
| 7:0 | ID_MASKREV | 37          | IC version identifier for LMK04826 |
|     |            | 32          | IC version identifier for LMK04828 |

### 6.3.1.6 ID\_VNDR[15:8], ID\_VNDR

These registers contain the vendor identifier. This is read only register.

#### ID\_VNDR REGISTER CONFIGURATION, ID\_VNDR[15:0]

| MSB        | LSB        |
|------------|------------|
| 0x00C[7:0] | 0x00D[7:0] |

#### Register 0x00C, 0x00D

| Bit | Registers | Name          | POR Default | Description                   |
|-----|-----------|---------------|-------------|-------------------------------|
| 7:0 | 0x00C     | ID_VNDR[15:8] | 81          | MSB of the vendor identifier. |
| 7:0 | 0x00D     | ID_VNDR       | 4           | LSB of the vendor identifier. |

### 6.3.2 (0x100 - 0x138) Device Clock and SYSREF Clock Output Controls

#### 6.3.2.1 CLKoutX\_Y\_ODL, CLKoutX\_Y\_IDL, DCLKoutX\_DIV

These registers control the input and output drive level as well as the device clock out divider values.

##### Register 0x100, 0x108, 0x110, 0x118, 0x120, 0x128, and 0x130

| Bit | Name          | POR Default   | Description   |                      |
|-----|---------------|---|---|----------------------|
| 7   | NA            | 0   | Reserved  |                      |
| 6   | CLKoutX_Y_ODL | 0   | Output drive level.   |                      |
| 5   | CLKoutX_Y_IDL | 0   | Input drive level.  |                      |
| 4:0 | DCLKoutX_DIV  | X = 0 → 2<br>X = 2 → 4<br>X = 4 → 8<br>X = 6 → 8<br>X = 8 → 8<br>X = 10 → 8<br>X = 12 → 2 | DCLKoutX_DIV sets the divide value for the clock output, the divide may be even or odd. Both even or odd divides output a 50% duty cycle clock if duty cycle correction (DCC) is selected.<br>Divider is unused if DCLKoutX_MUX = 2 (bypass), equivalent divide of 1. |                      |
|     |               |   | <b>Field Value</b>  | <b>Divider Value</b> |
|     |               |   | 0 (0x00)  | 32                   |
|     |               |   | 1 (0x01)  | 1 <sup>(1)</sup>     |
|     |               |   | 2 (0x02)  | 2                    |
|     |               |   | ...   | ...                  |
|     |               |   | 30 (0x1E)   | 30                   |
|     |               |   | 31 (0x1F)   | 31                   |

(1) Not valid if DCLKoutX\_MUX = 0, Divider only. Not valid if DCLKoutX\_MUX = 3 (Analog Delay + Divider) and DCLKoutX\_ADLY\_MUX = 0 (without duty cycle correction/halfstep).

#### 6.3.2.2 DCLKoutX\_DDLY\_CNTH, DCLKoutX\_DDLY\_CNTL

This register controls the digital delay high and low count values for the device clock outputs.

##### Register 0x101, 0x109, 0x111, 0x119, 0x121, 0x129, 0x131

| Bit       | Name               | POR Default | Description  |                     |
|-----------|--------------------|-------------|--|---------------------|
| 7:4       | DCLKoutX_DDLY_CNTH | 5           | Number of clock cycles the output will be high when digital delay is engaged.        |                     |
|           |                    |             | <b>Field Value</b>   | <b>Delay Values</b> |
|           |                    |             | 0 (0x00)   | 16                  |
|           |                    |             | 1 (0x01)   | Reserved            |
|           |                    |             | 2 (0x02)   | 2                   |
|           |                    |             | ...  | ...                 |
| 15 (0x0F) | 15                 |             |  |                     |
| 3:0       | DCLKoutX_DDLY_CNTL | 5           | Number of clock cycles the output will be low when dynamic digital delay is engaged. |                     |
|           |                    |             | <b>Field Value</b>   | <b>Delay Values</b> |
|           |                    |             | 0 (0x00)   | 16                  |
|           |                    |             | 1 (0x01)   | Reserved            |
|           |                    |             | 2 (0x02)   | 2                   |
|           |                    |             | ...  | ...                 |
| 15 (0x0F) | 15                 |             |  |                     |

### 6.3.2.3 DCLKoutX\_ADLY, DCLKoutX\_ADLY\_MUX, DCLKout\_MUX

These registers control the analog delay properties for the device clocks.

#### Register 0x103, 0x10B, 0x113, 0x11B, 0x123, 0x12B, 0x133

| Bit | Name              | POR Default | Description  |  |
|-----|-------------------|-------------|--|--|
| 7:3 | DCLKoutX_ADLY     | 0           | Device clock analog delay value. Setting this value results in a 500 ps timing delay in additional to the delay of each 25 ps step. Effective range is 500 ps to 1075 ps.  |  |
|     |                   |             | <b>Field Value</b>   | <b>Delay Value</b>                               |
|     |                   |             | 0 (0x00)   | 0 ps   |
|     |                   |             | 1 (0x01)   | 25 ps  |
|     |                   |             | 2 (0x02)   | 50 ps  |
|     |                   |             | ...  | ...  |
|     |                   |             | 23 (0x17)  | 575 ps   |
| 2   | DCLKoutX_ADLY_MUX | 0           | This register selects the input to the analog delay for the device clock. Used when DCLKoutX_MUX = 3.<br>0: Divided without duty cycle correction or half step. <sup>(1)</sup><br>1: Divided with duty cycle correction and half step. |  |
| 1:0 | DCLKoutX_MUX      | 0           | This selects the input to the device clock buffer.   |  |
|     |                   |             | <b>Field Value</b>   | <b>Mux Output</b>                                |
|     |                   |             | 0 (0x0)  | Divider only <sup>(1)</sup>                      |
|     |                   |             | 1 (0x1)  | Divider with Duty Cycle Correction and Half Step |
|     |                   |             | 2 (0x2)  | Bypass   |
|     |                   |             | 3 (0x3)  | Analog Delay + Divider                           |

(1) DCLKoutX\_DIV = 1 is not valid.

### 6.3.2.4 DCLKoutX\_HS, SDCLKoutY\_MUX, SDCLKoutY\_DDLY, SDCLKoutY\_HS

These registers set the half step for the device clock, the SYSREF output MUX, the SYSREF clock digital delay, and half step.

#### Register 0x104, 0x10C, 0x114, 0x11C, 0x124, 0x12C, 0x134

| Bit | Name           | POR Default | Description  |                     |
|-----|----------------|-------------|--|---------------------|
| 7   | NA             | 0           | Reserved   |                     |
| 6   | DCLKoutX_HS    | 0           | Sets the device clock half step value. Half shift must be zero (0) for a divide of 1.<br>0: 0 cycles<br>1: -0.5 cycles |                     |
| 5   | SDCLKoutY_MUX  | 0           | Sets the input the the SDCLKoutX outputs.<br>0: Device clock output<br>1: SYSREF output                                |                     |
| 4:1 | SDCLKoutY_DDLY | 0           | Sets the number of VCO cycles to delay the SDCLKout by.  |                     |
|     |                |             | <b>Field Value</b>   | <b>Delay Cycles</b> |
|     |                |             | 0 (0x00)   | Reserved            |
|     |                |             | 1 (0x01)   | 2                   |
|     |                |             | 2 (0x02)   | 3                   |
|     |                |             | ...  | ...                 |
|     |                |             | 10 (0x0A)  | 11                  |
|     |                |             | 11 to 15 (0x0B to 0x0F)  | Reserved            |
| 0   | SDCLKoutY_HS   | 0           | Sets the SYSREF clock half step value.<br>0: 0 cycles<br>1: -0.5 cycles  |                     |

### 6.3.2.5 SDCLKoutY\_ADLY\_EN, SDCLKoutY\_ADLY

These registers set the analog delay parameters for the SYSREF outputs.

#### Register 0x105, 0x10D, 0x115, 0x11D, 0x125, 0x12D, 0x135

| Bit      | Name                       | POR Default | Description   |                            |
|----------|----------------------------|-------------|---|----------------------------|
| 7:5      | NA                         | 0           | Reserved  |                            |
| 4        | SDCLKoutY_ADLY_EN          | 0           | Enables analog delay for the SYSREF output.<br>0: Disabled<br>1: Enabled  |                            |
| 3:0      | SDCLKoutY_ADLY             | 0           | Sets the analog delay value for the SYSREF output. Selecting analog delay adds an additional 700 ps in propagation delay. Effective range is 700 ps to 2950 ps. |                            |
|          |                            |             | <b>Field Value</b>  | <b>Delay Value</b>         |
|          |                            |             | 0 (0x0)   | 0 ps                       |
|          |                            |             | 1 (0x1)   | 600 ps                     |
|          |                            |             | 2 (0x2)   | 750 ps (+150 ps from 0x1)  |
|          |                            |             | 3 (0x3)   | 900 ps (+150 ps from 0x2)  |
|          |                            |             | ...   | ...                        |
|          |                            |             | 14 (0xE)  | 2100 ps (+150 ps from 0xD) |
| 15 (0xF) | 2250 ps (+150 ps from 0xE) |             |   |                            |

# LMK04826B, LMK04828B

SNAS605 AP – MARCH 2013 – REVISED JUNE 2013

[www.ti.com](http://www.ti.com)

## 6.3.2.6 DCLKoutX\_DDLY\_PD, DCLKoutX\_HSg\_PD, DCLKout\_ADLYg\_PD, DCLKout\_ADLY\_PD, DCLKoutX\_Y\_PD, SDCLKoutY\_DIS\_MODE, SDCLKoutY\_PD

This register controls the power down functions for the digital delay, glitchless half step, glitchless analog delay, analog delay, outputs, and SYSREF disable modes.

### Register 0x106, 0x10E, 0x116, 0x11E, 0x126, 0x12E, 0x136

| Bit      | Name   | POR Default   | Description   |  |
|----------|--|---|---|--|
| 7        | DCLKoutX_DDLY_PD                               | 0   | Powerdown the device clock digital delay circuitry.<br>0: Enabled<br>1: Powerdown   |  |
| 6        | DCLKoutX_HSg_PD                                | 1   | Powerdown the device clock glitchless half step feature.<br>0: Enabled<br>1: Powerdown  |  |
| 5        | DCLKoutX_ADLYg_PD                              | 1   | Powerdown the device clock glitchless analog delay feature.<br>0: Enabled, analog delay step size of one code is glitchless between values 1 to 23.<br>1: Powerdown |  |
| 4        | DCLKoutX_ADLY_PD                               | 1   | Powerdown the device clock analog delay feature.<br>0: Enabled<br>1: Powerdown  |  |
| 3        | CLKoutX_Y_PD                                   | X_Y = 0_1 → 1<br>X_Y = 2_3 → 1<br>X_Y = 4_5 → 0<br>X_Y = 6_7 → 0<br>X_Y = 8_9 → 0<br>X_Y = 10_11 → 0<br>X_Y = 12_13 → 1 | Powerdown the clock group defined by X and Y.<br>0: Enabled<br>1: Powerdown   |  |
| 2:1      | SDCLKoutY_DIS_MODE                             | 0   | Configures the output state of the SYSREF   |  |
|          |  |   | <b>Field Value</b>  | <b>Disable Mode</b>  |
|          |  |   | 0 (0x00)  | Active in normal operation   |
|          |  |   | 1 (0x01)  | If SYSREF_GBL_PD = 1, the output is a logic low, otherwise it is active.                           |
|          |  |   | 2 (0x02)  | If SYSREF_GBL_PD = 1, the output is a nominal Vcm voltage <sup>(1)</sup> , otherwise it is active. |
| 3 (0x03) | Output is a nominal Vcm voltage <sup>(1)</sup> |   |   |  |
| 0        | SDCLKoutY_PD                                   | 1   | Powerdown SDCLKoutY and set to the state defined by SDCLKoutY_DIS_MODE  |  |

(1) If LVPECL mode is used with emitter resistors to ground, the output Vcm will be -0 V, each pin will be -0 V.



**6.3.2.7 SDCLKoutY\_POL, SDCLKoutY\_FMT, DCLKoutX\_POL, DCLKoutX\_FMT**

These registers configure the output polarity, and format.

**REGISTERS 0x107, 0x10F, 0x117, 0x11F, 0x127, 0x12F, 0x137**

| Bit      | Name          | POR Default   | Description   |                      |
|----------|---------------|---|---|----------------------|
| 7        | SDCLKoutY_POL | 0   | Sets the polarity of SYSREF clocks.<br>0: Normal<br>1: Inverted     |                      |
| 6:4      | SDCLKoutY_FMT | 0   | Sets the output format of the SYSREF clocks                         |                      |
|          |               |   | <b>Field Value</b>  | <b>Output Format</b> |
|          |               |   | 0 (0x00)  | Powerdown            |
|          |               |   | 1 (0x01)  | LVDS                 |
|          |               |   | 2 (0x02)  | HSDS 6 mA            |
|          |               |   | 3 (0x03)  | HSDS 8 mA            |
|          |               |   | 4 (0x04)  | HSDS 10 mA           |
|          |               |   | 5 (0x05)  | LVPECL 1600 mV       |
|          |               |   | 6 (0x06)  | LVPECL 2000 mV       |
| 7 (0x07) | LCPECL        |   |   |                      |
| 3        | DCLKoutX_POL  | 0   | Sets the polarity of the device clocks.<br>0: Normal<br>1: Inverted |                      |
| 2:0      | DCLKoutX_FMT  | X = 0 → 0<br>X = 2 → 0<br>X = 4 → 1<br>X = 6 → 1<br>X = 8 → 1<br>X = 10 → 1<br>X = 12 → 0 | Sets the output format of the device clocks.                        |                      |
|          |               |   | <b>Field Value</b>  | <b>Output Format</b> |
|          |               |   | 0 (0x00)  | Powerdown            |
|          |               |   | 1 (0x01)  | LVDS                 |
|          |               |   | 2 (0x02)  | HSDS 6 mA            |
|          |               |   | 3 (0x03)  | HSDS 8 mA            |
|          |               |   | 4 (0x04)  | HSDS 10 mA           |
|          |               |   | 5 (0x05)  | LVPECL 1600 mV       |
|          |               |   | 6 (0x06)  | LVPECL 2000 mV       |
| 7 (0x07) | LCPECL        |   |   |                      |

### 6.3.3 SYSREF, SYNC, and Device Config

#### 6.3.3.1 VCO\_MUX, OSCout\_MUX, OSCout\_FMT

This register selects the clock distribution source, and OSCout parameters.

##### Register 0x138

| Bit       | Name                | POR Default | Description   |                       |
|-----------|---------------------|-------------|---|-----------------------|
| 7         | NA                  | 0           | Reserved  |                       |
| 6:5       | VCO_MUX             | 0           | Selects clock distribution path source from VCO0, VCO1, or CLKin (external VCO)           |                       |
|           |                     |             | <b>Field Value</b>  | <b>VCO Selected</b>   |
|           |                     |             | 0 (0x00)  | VCO 0                 |
|           |                     |             | 1 (0x01)  | VCO 1                 |
|           |                     |             | 2 (0x02)  | CLKin1 (external VCO) |
|           |                     |             | 3 (0x03)  | Reserved              |
| 4         | OSCout_MUX          | 0           | Select the source for OSCout:<br>0: Buffered OSCin<br>1: Feedback Mux                     |                       |
| 3:0       | OSCout_FMT          | 4           | Selects the output format of OSCout. When powered down, these pins may be used as CLKin2. |                       |
|           |                     |             | <b>Field Value</b>  | <b>OSCout Format</b>  |
|           |                     |             | 0 (0x00)  | Powerdown (CLKin2)    |
|           |                     |             | 1 (0x01)  | LVDS                  |
|           |                     |             | 2 (0x02)  | Reserved              |
|           |                     |             | 3 (0x03)  | Reserved              |
|           |                     |             | 4 (0x04)  | LVPECL 1600 mVpp      |
|           |                     |             | 5 (0x05)  | LVPECL 2000 mVpp      |
|           |                     |             | 6 (0x06)  | LVC MOS (Norm / Inv)  |
|           |                     |             | 7 (0x07)  | LVC MOS (Inv / Norm)  |
|           |                     |             | 8 (0x08)  | LVC MOS (Norm / Norm) |
|           |                     |             | 9 (0x09)  | LVC MOS (Inv / Inv)   |
|           |                     |             | 10 (0x0A)   | LVC MOS (Off / Norm)  |
|           |                     |             | 11 (0x0B)   | LVC MOS (Off / Inv)   |
|           |                     |             | 12 (0x0C)   | LVC MOS (Norm / Off)  |
| 13 (0x0D) | LVC MOS (Inv / Off) |             |   |                       |
| 14 (0x0E) | LVC MOS (Off / Off) |             |   |                       |

#### 6.3.3.2 SYSREF\_MUX

This register sets the source for the SYSREF outputs.

##### Register 0x139

| Bit | Name       | POR Default | Description                |                      |
|-----|------------|-------------|----------------------------|----------------------|
| 7:2 | NA         | 0           | Reserved                   |                      |
| 1:0 | SYSREF_MUX | 0           | Selects the SYSREF source. |                      |
|     |            |             | <b>Field Value</b>         | <b>SYSREF Source</b> |
|     |            |             | 0 (0x00)                   | Normal SYNC          |
|     |            |             | 1 (0x01)                   | Re-clocked           |
|     |            |             | 2 (0x02)                   | SYSREF Pulser        |
|     |            |             | 3 (0x03)                   | SYSREF Continuous    |

### 6.3.3.3 SYSREF\_DIV[12:8], SYSREF\_DIV[7:0]

These registers set the value of the SYSREF output divider.

#### Register 0x13A, 0x13B

| MSB        |           |                  |             | LSB                                  |                     |
|------------|-----------|------------------|-------------|--------------------------------------|---------------------|
| 0x13A[4:0] |           |                  |             | 0x13B[7:0]                           |                     |
| Bit        | Registers | Name             | POR Default | Description                          |                     |
| 7:5        | 0x13A     | NA               | 0           | Reserved                             |                     |
| 4:0        | 0x13A     | SYSREF_DIV[12:8] | 12          | Divide value for the SYSREF outputs. |                     |
|            |           |                  |             | <b>Field Value</b>                   | <b>Divide Value</b> |
|            |           |                  |             | 0x00 to 0x07                         | Reserved            |
| 7:0        | 0x13B     | SYSREF_DIV[7:0]  | 0           | 8 (0x08)                             | 8                   |
|            |           |                  |             | 9 (0x09)                             | 9                   |
|            |           |                  |             | ...                                  | ...                 |
|            |           |                  |             | 8190 (0x1FFE)                        | 8190                |
|            |           |                  |             | 8191 (0x1FFF)                        | 8191                |

### 6.3.3.4 SYSREF\_DDLY[12:8], SYSREF\_DDLY[7:0]

These registers set the delay of the SYSREF digital delay value.

#### SYSREF DIGITAL DELAY REGISTER CONFIGURATION, SYSREF\_DDLY[12:0]

| MSB        |           |                   |             | LSB   |                    |
|------------|-----------|-------------------|-------------|---|--------------------|
| 0x13C[4:0] |           |                   |             | 0x13D[7:0]                                  |                    |
| Bit        | Registers | Name              | POR Default | Description                                 |                    |
| 7:5        | 0x13C     | NA                | 0           | Reserved                                    |                    |
| 4:0        | 0x13C     | SYSREF_DDLY[12:8] | 0           | Sets the value of the SYSREF digital delay. |                    |
|            |           |                   |             | <b>Field Value</b>                          | <b>Delay Value</b> |
|            |           |                   |             | 0x00 to 0x07                                | Reserved           |
| 7:0        | 0x13D     | SYSREF_DDLY[7:0]  | 8           | 8 (0x08)                                    | 8                  |
|            |           |                   |             | 9 (0x09)                                    | 9                  |
|            |           |                   |             | ...   | ...                |
|            |           |                   |             | 8190 (0x1FFE)                               | 8190               |
|            |           |                   |             | 8191 (0x1FFF)                               | 8191               |

### 6.3.3.5 SYSREF\_PULSE\_CNT

This register sets the number of SYSREF pulses if SYSREF is not in continuous mode. See [Section 6.3.3.2](#) for further description of SYSREF's outputs.

Programming the register causes the specified number of pulses to be output, if "SYSREF Pulses" is selected by SYSREF\_MUX and SYSREF functionality is powered up.

#### Register 0x13E

| Bit | Name             | POR Default | Description   |                         |
|-----|------------------|-------------|---|-------------------------|
| 7:2 | NA               | 0           | Reserved  |                         |
| 1:0 | SYSREF_PULSE_CNT | 3           | Sets the number of SYSREF pulses generated when not in continuous mode. See <a href="#">Section 6.3.3.2</a> for more information on SYSREF modes. |                         |
|     |                  |             | <b>Field Value</b>  | <b>Number of Pulses</b> |
|     |                  |             | 0 (0x00)  | 1 pulse                 |
|     |                  |             | 1 (0x01)  | 2 pulses                |
|     |                  |             | 2 (0x02)  | 4 pulses                |
|     |                  |             | 3 (0x03)  | 8 pulses                |

### 6.3.3.6 PLL2\_NCLK\_MUX, PLL1\_NCLK\_MUX, FB\_MUX, FB\_MUX\_EN

This register controls the feedback feature.

#### Register 0x13F

| Bit | Name          | POR Default | Description  |               |
|-----|---------------|-------------|--|---------------|
| 7:5 | NA            | 0           | Reserved   |               |
| 4   | PLL2_NCLK_MUX | 0           | Selects the input to the PLL2 N Divider<br>0: PLL Prescaler<br>1: Feedback Mux   |               |
| 3   | PLL1_NCLK_MUX | 0           | Selects the input to the PLL1 N Delay.<br>0: OSCin<br>1: Feedback Mux  |               |
| 2:1 | FB_MUX        | 0           | When in 0-delay mode, the feedback mux selects the clock output to be fed back into the PLL1 N Divider.                              |               |
|     |               |             | <b>Field Value</b>   | <b>Source</b> |
|     |               |             | 0 (0x00)   | DCLKout6      |
|     |               |             | 1 (0x01)   | DCLKout8      |
|     |               |             | 2 (0x02)   | SYSREF        |
|     |               |             | 3 (0x03)   | External      |
| 0   | FB_MUX_EN     | 0           | When using 0-delay, FB_MUX_EN must be set to 1 power up the feedback mux.<br>0: Feedback mux powered down<br>1: Feedback mux enabled |               |

**6.3.3.7 PLL1\_PD, VCO\_LDO\_PD, VCO\_PD, OSCin\_PD, SYSREF\_GBL\_PD, SYSREF\_PD, SYSREF\_DDLY\_PD, SYSREF\_PLSR\_PD**

This register contains powerdown controls for OSCin and SYSREF functions.

**Register 0x140**

| Bit | Name           | POR Default | Description   |
|-----|----------------|-------------|---|
| 7   | PLL1_PD        | 0           | Powerdown PLL1<br>0: Normal operation<br>1: Powerdown   |
| 6   | VCO_LDO_PD     | 0           | Powerdown VCO_LDO<br>0: Normal operation<br>1: Powerdown  |
| 5   | VCO_PD         | 0           | Powerdown VCO<br>0: Normal operation<br>1: Powerdown  |
| 4   | OSCin_PD       | 0           | Powerdown the OSCin port.<br>0: Normal operation<br>1: Powerdown  |
| 3   | SYSREF_GBL_PD  | 0           | Powerdown individual SYSREF outputs depending on the setting of SDCLKoutY_DIS_MODE for each SYSREF output. SYSREF_GBL_PD allows many SYSREF outputs to be controlled through a single bit.<br>0: Normal operation<br>1: Activate Powerdown Mode |
| 2   | SYSREF_PD      | 1           | Powerdown the SYSREF circuitry and divider. If powered down, SYSREF output mode cannot be used. SYNC cannot be provided either.<br>0: SYSREF can be used as programmed by individual SYSREF output registers.<br>1: Powerdown                   |
| 1   | SYSREF_DDLY_PD | 1           | Powerdown the SYSREF digital delay circuitry.<br>0: Normal operation, SYSREF digital delay may be used. Must be powered up during SYNC for deterministic phase relationship with other clocks.<br>1: Powerdown                                  |
| 0   | SYSREF_PLSR_PD | 1           | Powerdown the SYSREF pulse generator.<br>0: Normal operation<br>1: Powerdown  |

**6.3.3.8 DDLYdSYSREF\_EN, DDLYdX\_EN**

This register enables dynamic digital delay for enabled device clocks and SYSREF when DDLYd\_STEP\_CNT is programmed.

**Register 0x141**

| Bit | Name            | POR Default | Description                                     |
|-----|-----------------|-------------|---|
| 7   | DDLYd_SYSREF_EN | 0           | Enables dynamic digital delay on SYSREF outputs |
| 6   | DDLYd12_EN      | 0           | Enables dynamic digital delay on DCLKout12      |
| 5   | DDLYd10_EN      | 0           | Enables dynamic digital delay on DCLKout10      |
| 4   | DDLYd8_EN       | 0           | Enables dynamic digital delay on DCLKout8       |
| 3   | DDLYd6_EN       | 0           | Enables dynamic digital delay on DCLKout6       |
| 2   | DDLYd4_EN       | 0           | Enables dynamic digital delay on DCLKout4       |
| 1   | DDLYd2_EN       | 0           | Enables dynamic digital delay on DCLKout2       |
| 0   | DDLYd0_EN       | 0           | Enables dynamic digital delay on DCLKout0       |

0: Disabled  
1: Enabled

### 6.3.3.9 DDLYd\_STEP\_CNT

This register sets the number of dynamic digital delay adjustments occur. Upon programming, the dynamic digital delay adjustment begins for each clock output with dynamic digital delay enabled. Dynamic digital delay can only be started by SPI.

Other registers must be set: SYNC\_MODE = 3

#### Register 0x142

| Bit | Name           | POR Default | Description   |                        |
|-----|----------------|-------------|---|------------------------|
| 7:4 | NA             | 0           | Reserved  |                        |
| 3:0 | DDLYd_STEP_CNT | 0           | Sets the number of dynamic digital delay adjustments that will occur. |                        |
|     |                |             | <b>Field Value</b>  | <b>SYNC Generation</b> |
|     |                |             | 0 (0x00)  | No Adjust              |
|     |                |             | 1 (0x01)  | 1 step                 |
|     |                |             | 2 (0x02)  | 2 steps                |
|     |                |             | 3 (0x03)  | 3 steps                |
|     |                |             | ...   | ...                    |
|     |                |             | 14 (0x0E)   | 14 steps               |
|     |                |             | 15 (0x0F)   | 15 steps               |

### 6.3.3.10 SYSREF\_CLR, SYNC\_1SHOT\_EN, SYNC\_POL, SYNC\_EN, SYNC\_PLL2\_DLD, SYNC\_PLL1\_DLD, SYNC\_MODE

This register sets general SYNC parameters such as polarization, and mode.

#### Register 0x143

| Bit      | Name   | POR Default | Description  |   |
|----------|--|-------------|--|---|
| 7        | SYSREF_CLR   | 1           | Set to clear local SYSREF DDLY<br>Anytime SYSREF_PD = 1 because of user programming or device RESET, it is necessary to set SYSREF_CLR for 15 VCO clock cycles to clear the local SYSREF digital delay. Once cleared, SYSREF_CLR must be cleared to allow SYSREF to operate.                   |   |
| 6        | SYNC_1SHOT_EN  | 0           | SYNC one shot enables edge sensitive SYNC.<br>0: SYNC is level sensitive and outputs will be held in SYNC as long as SYNC is asserted.<br>1: SYNC is edge sensitive, outputs will be SYNCed on rising edge of SYNC. This results in the clock being held in SYNC for a minimum amount of time. |   |
| 5        | SYNC_POL   | 0           | Sets the polarity of the SYNC pin.<br>0: Normal<br>1: Inverted   |   |
| 4        | SYNC_EN  | 1           | Enables the SYNC functionality.<br>0: Disabled<br>1: Enabled   |   |
| 3        | SYNC_PLL2_DLD  | 0           | 0: Off<br>1: Assert SYNC until PLL2 DLD = 1  |   |
| 2        | SYNC_PLL1_DLD  | 0           | 0: Off<br>1: Assert SYNC until PLL1 DLD = 1  |   |
| 1:0      | SYNC_MODE  | 1           | Sets the method of generating a SYNC event.  |   |
|          |  |             | <b>Field Value</b>   | <b>SYNC Generation</b>  |
|          |  |             | 0 (0x00)   | SYNC Disabled   |
|          |  |             | 1 (0x01)   | SYNC event generated from the SYNC Pin                              |
|          |  |             | 2 (0x02)   | SYNC event generated from the SYNC Pin<br>(For SYSREF_MUX = Pulsor) |
| 3 (0x03) | SYNC event generated from a SPI write<br>(For SYSREF_MUX = Pulsor) |             |  |   |

### 6.3.3.11 SYNC\_DISSYSREF, SYNC\_DISX

SYNC\_DISX will prevent a clock output from being synchronized or interrupted by a SYNC event or when outputting SYSREF.

#### Register 0x144

| Bit | Name           | POR Default | Description   |
|-----|----------------|-------------|---|
| 7   | SYNC_DISSYSREF | 0           | Prevent the SYSREF clocks from becoming synchronized during a SYNC event. If SYNC_DISSYSREF is enabled it will continue to operate normally during a SYNC event.  |
| 6   | SYNC_DIS12     | 0           | Prevent the device clock output from becoming synchronized during a SYNC event or SYSREF clock. If SYNC_DIS bit for a particular output is enabled then it will continue to operate normally during a SYNC event or SYSREF clock. |
| 5   | SYNC_DIS10     | 0           |   |
| 4   | SYNC_DIS8      | 0           |   |
| 3   | SYNC_DIS6      | 0           |   |
| 2   | SYNC_DIS4      | 0           |   |
| 1   | SYNC_DIS2      | 0           |   |
| 0   | SYNC_DIS0      | 0           |   |

### 6.3.3.12 FIXED REGISTER

#### REGISTER 0x145.

Always program this register to value 127.

| Bit | Name           | POR Default | Description           |
|-----|----------------|-------------|-----------------------|
| 7:0 | Fixed Register | 0           | Always program to 127 |

### 6.3.4 (0x146 - 0x149) CLKin Control

#### 6.3.4.1 CLKin2\_EN, CLKin1\_EN, CLKin0\_EN, CLKin2\_TYPE, CLKin1\_TYPE, CLKin0\_TYPE

This register has CLKin enable and type controls.

##### Register 0x146

| Bit | Name        | POR Default | Description   |
|-----|-------------|-------------|---|
| 7:6 | NA          | 0           | Reserved  |
| 5   | CLKin2_EN   | 0           | Enable CLKin2 to be used during auto-switching of CLKin_SEL_MODE.<br>0: Not enabled for auto mode<br>1: Enabled for auto mode   |
| 4   | CLKin1_EN   | 1           | Enable CLKin1 to be used during auto-switching of CLKin_SEL_MODE.<br>0: Not enabled for auto mode<br>1: Enabled for auto mode   |
| 3   | CLKin0_EN   | 1           | Enable CLKin0 to be used during auto-switching of CLKin_SEL_MODE.<br>0: Not enabled for auto mode<br>1: Enabled for auto mode   |
| 2   | CLKin2_TYPE | 0           | There are two buffer types for CLKin0, 1, and 2: bipolar and CMOS. Bipolar is recommended for differential inputs like LVDS or LVPECL. CMOS is recommended for DC coupled single ended inputs. When using bipolar, CLKinX and CLKinX* must be AC coupled. When using CMOS, CLKinX and CLKinX* may be AC or DC coupled if the input signal is differential. If the input signal is single-ended the used input may be either AC or DC coupled and the unused input must AC grounded. |
| 1   | CLKin1_TYPE | 0           |   |
| 0   | CLKin0_TYPE | 0           |   |



**6.3.4.2 CLKin\_SEL\_POL, CLKin\_SEL\_MODE, CLKin1\_OUT\_MUX, CLKin0\_OUT\_MUX**
**Register 0x147**

| Bit      | Name           | POR Default | Description   |                             |
|----------|----------------|-------------|---|-----------------------------|
| 7        | CLKin_SEL_POL  | 0           | Inverts the CLKin polarity for use in pin select mode.<br>0: Active High<br>1: Active Low |                             |
| 6:4      | CLKin_SEL_MODE | 3           | Sets the mode used in determining the reference for PLL1.                                 |                             |
|          |                |             | <b>Field Value</b>  | <b>CLKin Mode</b>           |
|          |                |             | 0 (0x00)  | CLKin0 Manual               |
|          |                |             | 1 (0x01)  | CLKin1 Manual               |
|          |                |             | 2 (0x02)  | CLKin2 Manual               |
|          |                |             | 3 (0x03)  | Pin Select Mode             |
|          |                |             | 4 (0x04)  | Auto Mode                   |
|          |                |             | 5 (0x05)  | Reserved                    |
|          |                |             | 6 (0x06)  | Reserved                    |
| 7 (0x07) | Reserved       |             |   |                             |
| 3:2      | CLKin1_OUT_MUX | 2           | Selects where the output of the CLKin1 buffer is directed.                                |                             |
|          |                |             | <b>Field Value</b>  | <b>CLKin1 Destination</b>   |
|          |                |             | 0 (0x00)  | Fin                         |
|          |                |             | 1 (0x01)  | Feedback Mux (0-delay mode) |
|          |                |             | 2 (0x02)  | PLL1                        |
| 3 (0x03) | Reserved       |             |   |                             |
| 1:0      | CLKin0_OUT_MUX | 2           | Selects where the output of the CLKin0 buffer is directed.                                |                             |
|          |                |             | <b>Field Value</b>  | <b>CLKin0 Destination</b>   |
|          |                |             | 0 (0x00)  | SYSREF Mux                  |
|          |                |             | 1 (0x01)  | Reserved                    |
|          |                |             | 2 (0x02)  | PLL1                        |
| 3 (0x03) | Reserved       |             |   |                             |

**6.3.4.3 CLKin\_SEL0\_MUX, CLKin\_SEL0\_TYPE**

This register has CLKin\_SEL0 controls.

**Register 0x148**

| Bit      | Name                | POR Default | Description   |                             |  |
|----------|---------------------|-------------|---|-----------------------------|--|
| 7:6      | NA                  | 0           | Reserved  |                             |  |
| 5:3      | CLKin_SEL0_MUX      | 0           | This set the output value of the CLKin_SEL0 pin. This register only applies if CLKin_SEL0_TYPE is set to an output mode |                             |  |
|          |                     |             | <b>Field Value</b>  | <b>Output Format</b>        |  |
|          |                     |             | 0 (0x00)  | Logic Low                   |  |
|          |                     |             | 1 (0x01)  | CLKin0 LOS                  |  |
|          |                     |             | 2 (0x02)  | CLKin0 Selected             |  |
|          |                     |             | 3 (0x03)  | DAC Locked                  |  |
|          |                     |             | 4 (0x04)  | DAC Low                     |  |
|          |                     |             | 5 (0x05)  | DAC High                    |  |
|          |                     |             | 6 (0x06)  | SPI Readback                |  |
| 7 (0x07) | Reserved            |             |   |                             |  |
| 2:0      | CLKin_SEL0_TYPE     | 2           | This sets the IO type of the CLKin_SEL0 pin.  |                             |  |
|          |                     |             | <b>Field Value</b>  | <b>Configuration</b>        | <b>Function</b>  |
|          |                     |             | 0 (0x00)  | Input                       | Input mode, see <a href="#">Section 5.6.2</a> for description of input mode. |
|          |                     |             | 1 (0x01)  | Input /w pull-up resistor   |  |
|          |                     |             | 2 (0x02)  | Input /w pull-down resistor |  |
|          |                     |             | 3 (0x03)  | Output (push-pull)          | Output modes; the CLKin_SEL0_MUX register for description of outputs.        |
|          |                     |             | 4 (0x04)  | Output inverted (push-pull) |  |
|          |                     |             | 5 (0x05)  | Reserved                    |  |
| 6 (0x06) | Output (open drain) |             |   |                             |  |

#### 6.3.4.4 SDIO\_RDBK\_TYPE, CLKIn\_SEL1\_MUX, CLKIn\_SEL1\_TYPE

This register has CLKIn\_SEL1 controls and register readback SDIO pin type.

##### Register 0x149

| Bit      | Name                | POR Default | Description  |                             |  |
|----------|---------------------|-------------|--|-----------------------------|--|
| 7        | NA                  | 0           | Reserved   |                             |  |
| 6        | SDIO_RDBK_TYPE      | 1           | Sets the SDIO pin to open drain when during SPI readback in 3 wire mode.<br>0: Output, push-pull<br>1: Output, open drain. |                             |  |
| 5:3      | CLKIn_SEL1_MUX      | 0           | This set the output value of the CLKIn_SEL1 pin. This register only applies if CLKIn_SEL1_TYPE is set to an output mode.   |                             |  |
|          |                     |             | <b>Field Value</b>   | <b>Output Format</b>        |  |
|          |                     |             | 0 (0x00)   | Logic Low                   |  |
|          |                     |             | 1 (0x01)   | CLKIn1 LOS                  |  |
|          |                     |             | 2 (0x02)   | CLKIn1 Selected             |  |
|          |                     |             | 3 (0x03)   | DAC Locked                  |  |
|          |                     |             | 4 (0x04)   | DAC Low                     |  |
|          |                     |             | 5 (0x05)   | DAC High                    |  |
|          |                     |             | 6 (0x06)   | SPI Readback                |  |
| 7 (0x07) | Reserved            |             |  |                             |  |
| 2:0      | CLKIn_SEL1_TYPE     | 2           | This sets the IO type of the CLKIn_SEL1 pin.   |                             |  |
|          |                     |             | <b>Field Value</b>   | <b>Configuration</b>        | <b>Function</b>  |
|          |                     |             | 0 (0x00)   | Input                       | Input mode, see <a href="#">Section 5.6.2</a> for description of input mode. |
|          |                     |             | 1 (0x01)   | Input /w pull-up resistor   |  |
|          |                     |             | 2 (0x02)   | Input /w pull-down resistor |  |
|          |                     |             | 3 (0x03)   | Output (push-pull)          | Output modes; see the CLKIn_SEL1_MUX register for description of outputs.    |
|          |                     |             | 4 (0x04)   | Output inverted (push-pull) |  |
|          |                     |             | 5 (0x05)   | Reserved                    |  |
| 6 (0x06) | Output (open drain) |             |  |                             |  |

### 6.3.5 RESET\_MUX, RESET\_TYPE

This register contains control of the RESET pin.

#### Register 0x14A

| Bit      | Name                | POR Default | Description   |                             |  |
|----------|---------------------|-------------|---|-----------------------------|--|
| 7:6      | NA                  | 0           | Reserved  |                             |  |
| 5:3      | RESET_MUX           | 0           | This sets the output value of the RESET pin. This register only applies if RESET_TYPE is set to an output mode. |                             |  |
|          |                     |             | <b>Field Value</b>  | <b>Output Format</b>        |  |
|          |                     |             | 0 (0x00)  | Logic Low                   |  |
|          |                     |             | 1 (0x01)  | Reserved                    |  |
|          |                     |             | 2 (0x02)  | CLKin2 Selected             |  |
|          |                     |             | 3 (0x03)  | DAC Locked                  |  |
|          |                     |             | 4 (0x04)  | DAC Low                     |  |
|          |                     |             | 5 (0x05)  | DAC High                    |  |
| 6 (0x06) | SPI Readback        |             |   |                             |  |
| 2:0      | RESET_TYPE          | 2           | This sets the IO type of the RESET pin.   |                             |  |
|          |                     |             | <b>Field Value</b>  | <b>Configuration</b>        | <b>Function</b>  |
|          |                     |             | 0 (0x00)  | Input                       | Reset Mode<br>Reset pin high = Reset                                       |
|          |                     |             | 1 (0x01)  | Input /w pull-up resistor   |  |
|          |                     |             | 2 (0x02)  | Input /w pull-down resistor |  |
|          |                     |             | 3 (0x03)  | Output (push-pull)          | Output modes; see the<br>RESET_MUX register for<br>description of outputs. |
|          |                     |             | 4 (0x04)  | Output inverted (push-pull) |  |
|          |                     |             | 5 (0x05)  | Reserved                    |  |
| 6 (0x06) | Output (open drain) |             |   |                             |  |

### 6.3.6 (0x14B - 0x152) Holdover

#### 6.3.6.1 LOS\_TIMEOUT, LOS\_EN, TRACK\_EN, HOLDOVER\_FORCE, MAN\_DAC\_EN, MAN\_DAC[9:8]

This register contains the holdover functions.

##### Register 0x14B

| Bit      | Name           | POR Default | Description   |                |
|----------|----------------|-------------|---|----------------|
| 7:6      | LOS_TIMEOUT    | 0           | This controls the amount of time in which no activity on a CLKin forces a clock switch event.   |                |
|          |                |             | <b>Field Value</b>  | <b>Timeout</b> |
|          |                |             | 0 (0x00)  | 370 kHz        |
|          |                |             | 1 (0x01)  | 2.1 MHz        |
|          |                |             | 2 (0x02)  | 8.8 MHz        |
| 3 (0x03) | 22 MHz         |             |   |                |
| 5        | LOS_EN         | 0           | Enables the LOS (Loss-of-Signal) timeout control. Valid for MOS clock inputs.<br>0: Disabled<br>1: Enabled  |                |
| 4        | TRACK_EN       | 1           | Enable the DAC to track the PLL1 tuning voltage, optionally for use in holdover mode. After device reset, tracking starts at DAC code = 512. Tracking can be used to monitor PLL1 voltage in any mode.<br>0: Disabled<br>1: Enabled, will only track when PLL1 is locked. |                |
| 3        | HOLDOVER_FORCE | 0           | This bit forces holdover mode. When holdover mode is forced, if MAN_DAC_EN = 1, then the DAC will set the programmed MAN_DAC value. Otherwise the tracked DAC value will set the DAC voltage.<br>0: Disabled<br>1: Enabled.   |                |
| 2        | MAN_DAC_EN     | 1           | This bit enables the manual DAC mode.<br>0: Automatic<br>1: Manual  |                |
| 1:0      | MAN_DAC[9:8]   | 2           | See <a href="#">Section 6.3.6.2</a> for more information on the MAN_DAC settings.   |                |

**6.3.6.2 MAN\_DAC[9:8], MAN\_DAC[7:0]**

These registers set the value of the DAC in holdover mode when used manually.

**MAN\_DAC[9:0]**

| MSB        |           |              |             | LSB  |                  |
|------------|-----------|--------------|-------------|--|------------------|
| 0x14B[1:0] |           |              |             | 0x14C[7:0]   |                  |
| Bit        | Registers | Name         | POR Default | Description  |                  |
| 7:2        | 0x14B     |              |             | See <a href="#">Section 6.3.6.1</a> for information on these bits. |                  |
| 1:0        | 0x14B     | MAN_DAC[9:8] | 2           | Sets the value of the manual DAC when in manual DAC mode.          |                  |
|            |           |              |             | <b>Field Value</b>   | <b>DAC Value</b> |
|            |           |              |             | 0 (0x00)   | 0                |
| 7:0        | 0x14C     | MAN_DAC[7:0] | 0           | 1 (0x01)   | 1                |
|            |           |              |             | 2 (0x02)   | 2                |
|            |           |              |             | ...  | ...              |
|            |           |              |             | 1022 (0x3FE)   | 1022             |
|            |           |              |             | 1023 (0x3FF)   | 1023             |

**6.3.6.3 DAC\_TRIP\_LOW**

This register contains the high value at which holdover mode is entered.

**Register 0x14D**

| Bit | Name         | POR Default | Description   |                       |
|-----|--------------|-------------|---|-----------------------|
| 7:6 | NA           | 0           | Reserved  |                       |
| 5:0 | DAC_TRIP_LOW | 0           | Voltage from GND at which holdover is entered if HOLDOVER_VTUNE_DET is enabled. |                       |
|     |              |             | <b>Field Value</b>  | <b>DAC Trip Value</b> |
|     |              |             | 0 (0x00)  | 1 x Vcc / 64          |
|     |              |             | 1 (0x01)  | 2 x Vcc / 64          |
|     |              |             | 2 (0x02)  | 3 x Vcc / 64          |
|     |              |             | 3 (0x03)  | 4 x Vcc / 64          |
|     |              |             | ...   | ...                   |
|     |              |             | 61 (0x17)   | 62 x Vcc / 64         |
|     |              |             | 62 (0x18)   | 63 x Vcc / 64         |
|     |              |             | 63 (0x19)   | 64 x Vcc / 64         |

### 6.3.6.4 DAC\_CLK\_MULT, DAC\_TRIP\_HIGH

This register contains the multiplier for the DAC clock counter and the low value at which holdover mode is entered.

#### Register 0x14E

| Bit | Name          | POR Default | Description  |                             |
|-----|---------------|-------------|--|-----------------------------|
| 7:6 | DAC_CLK_MULT  | 0           | This is the multiplier for the DAC_CLK_CNTR which sets the rate at which the DAC value is tracked. |                             |
|     |               |             | <b>Field Value</b>   | <b>DAC Multiplier Value</b> |
|     |               |             | 0 (0x00)   | 4                           |
|     |               |             | 1 (0x01)   | 64                          |
|     |               |             | 2 (0x02)   | 1024                        |
|     |               |             | 3 (0x03)   | 16384                       |
| 5:0 | DAC_TRIP_HIGH | 0           | Voltage from Vcc at which holdover is entered if HOLDOVER_VTUNE_DET is enabled.                    |                             |
|     |               |             | <b>Field Value</b>   | <b>DAC Trip Value</b>       |
|     |               |             | 0 (0x00)   | 1 x Vcc / 64                |
|     |               |             | 1 (0x01)   | 2 x Vcc / 64                |
|     |               |             | 2 (0x02)   | 3 x Vcc / 64                |
|     |               |             | 3 (0x03)   | 4 x Vcc / 64                |
|     |               |             | ...  | ...                         |
|     |               |             | 61 (0x17)  | 62 x Vcc / 64               |
|     |               |             | 62 (0x18)  | 63 x Vcc / 64               |
|     |               |             | 63 (0x19)  | 64 x Vcc / 64               |

### 6.3.6.5 DAC\_CLK\_CNTR

This register contains the value of the DAC when in tracked mode.

#### Register 0x14F

| Bit | Name         | POR Default | Description  |                  |
|-----|--------------|-------------|--|------------------|
| 7:0 | DAC_CLK_CNTR | 127         | This with DAC_CLK_MULT set the rate at which the DAC is updated. The update rate is = DAC_CLK_MULT * DAC_CLK_CNTR / PLL1 PDF |                  |
|     |              |             | <b>Field Value</b>   | <b>DAC Value</b> |
|     |              |             | 0 (0x00)   | 0                |
|     |              |             | 1 (0x01)   | 1                |
|     |              |             | 2 (0x02)   | 2                |
|     |              |             | 3 (0x03)   | 3                |
|     |              |             | ...  | ...              |
|     |              |             | 253 (0xFD)   | 253              |
|     |              |             | 254 (0xFE)   | 254              |
|     |              |             | 255 (0xFF)   | 255              |

**6.3.6.6 HOLDOVER\_PLL1\_DET, HOLDOVER\_LOS\_DET, HOLDOVER\_VTUNE\_DET, HOLDOVER\_HITLESS\_SWITCH, HOLDOVER\_EN**

This register has controls for enabling clock in switch events.

**Register 0x150**

| Bit | Name                    | POR Default | Description  |
|-----|-------------------------|-------------|--|
| 7:5 | NA                      | 0           | Reserved   |
| 4   | HOLDOVER_PLL1_DET       | 0           | This enables the HOLDOVER when PLL1 lock detect signal transitions from high to low.<br>0: PLL1 DLD does not cause a clock switch event<br>1: PLL1 DLD causes a clock switch event   |
| 3   | HOLDOVER_LOS_DET        | 0           | This enables HOLDOVER when PLL1 LOS signal is detected.<br>0: Disabled<br>1: Enabled   |
| 2   | HOLDOVER_VTUNE_DET      | 0           | Enables the DAC Vtune rail detections. When the DAC achieves a specified Vtune, if this bit is enabled, the current clock input is considered invalid and an input clock switch event is generated.<br>0: Disabled<br>1: Enabled |
| 1   | HOLDOVER_HITLESS_SWITCH | 1           | Determines whether a clock switch event will enter holdover use hitless switching.<br>0: Hard Switch<br>1: Hitless switching (has an undefined switch time)  |
| 0   | HOLDOVER_EN             | 1           | Sets whether holdover mode is active or not.<br>0: Disabled<br>1: Enabled  |

**6.3.6.7 HOLDOVER\_DLD\_CNT[13:8], HOLDOVER\_DLD\_CNT[7:0]**
**HOLDOVER\_DLD\_CNT[13:0]**

| MSB        | LSB        |
|------------|------------|
| 0x151[5:0] | 0x152[7:0] |

This register has the number of valid clocks of PLL1 PDF before holdover is exited.

**Registers 0x151 and 0x152**

| Bit | Registers | Name                   | POR Default | Description  |                    |
|-----|-----------|------------------------|-------------|--|--------------------|
| 7:6 | 0x151     | NA                     | 0           | Reserved   |                    |
| 5:0 | 0x151     | HOLDOVER_DLD_CNT[13:8] | 2           | The number of valid clocks of PLL1 PDF before holdover mode is exited. |                    |
|     |           |                        |             | <b>Field Value</b>   | <b>Count Value</b> |
|     |           |                        |             | 0 (0x00)   | 0                  |
|     |           |                        |             | 1 (0x01)   | 1                  |
| 7:0 | 0x152     | HOLDOVER_DLD_CNT[7:0]  | 0           | 2 (0x02)   |                    |
|     |           |                        |             | ...  | ...                |
|     |           |                        |             | 16382 (0x3FFE)   | 16382              |
|     |           |                        |             | 16383 (0x3FFF)   | 16383              |



### 6.3.7 (0x153 - 0x15F) PLL1 Configuration

#### 6.3.7.1 CLKin0\_R[13:8], CLKin0\_R[7:0]

##### CLKin0\_R[13:0]

| MSB        | LSB        |
|------------|------------|
| 0x153[5:0] | 0x154[7:0] |

These registers contain the value of the CLKin0 divider.

| Bit | Registers | Name           | POR Default | Description  |                     |
|-----|-----------|----------------|-------------|--|---------------------|
| 7:6 | 0x153     | NA             | 0           | Reserved   |                     |
| 5:0 | 0x153     | CLKin0_R[13:8] | 0           | The value of PLL1 N counter when CLKin0 is selected. |                     |
|     |           |                |             | <b>Field Value</b>                                   | <b>Divide Value</b> |
|     |           |                |             | 0 (0x00)   | Reserved            |
|     |           |                |             | 1 (0x01)   | 1                   |
| 7:0 | 0x154     | CLKin0_R[7:0]  | 120         | 2 (0x02)   |                     |
|     |           |                |             | ...  | ...                 |
|     |           |                |             | 16382 (0x3FFE)                                       | 16382               |
|     |           |                |             | 16383 (0x3FFF)                                       | 16383               |

#### 6.3.7.2 CLKin1\_R[13:8], CLKin1\_R[7:0]

##### CLKin1\_R[13:0]

| MSB        | LSB        |
|------------|------------|
| 0x155[5:0] | 0x156[7:0] |

These registers contain the value of the CLKin1 R divider.

##### REGISTERS 0x155 and 0x156

| Bit | Registers | Name           | POR Default | Description  |                     |
|-----|-----------|----------------|-------------|--|---------------------|
| 7:6 | 0x155     | NA             | 0           | Reserved   |                     |
| 5:0 | 0x155     | CLKin1_R[13:8] | 0           | The value of PLL1 N counter when CLKin1 is selected. |                     |
|     |           |                |             | <b>Field Value</b>                                   | <b>Divide Value</b> |
|     |           |                |             | 0 (0x00)   | Reserved            |
|     |           |                |             | 1 (0x01)   | 1                   |
| 7:0 | 0x156     | CLKin1_R[7:0]  | 150         | 2 (0x02)   |                     |
|     |           |                |             | ...  | ...                 |
|     |           |                |             | 16382 (0x3FFE)                                       | 16382               |
|     |           |                |             | 16383 (0x3FFF)                                       | 16383               |

# LMK04826B, LMK04828B

SNAS605 AP – MARCH 2013 – REVISED JUNE 2013

[www.ti.com](http://www.ti.com)

## 6.3.7.3 CLKin2\_R[13:8], CLKin2\_R[7:0]

| MSB        | LSB        |
|------------|------------|
| 0x157[5:0] | 0x158[7:0] |

### REGISTERS 0x157 and 0x158

| Bit | Registers | Name           | POR Default | Description  |                     |
|-----|-----------|----------------|-------------|--|---------------------|
| 7:6 | 0x157     | NA             | 0           | Reserved   |                     |
| 5:0 | 0x157     | CLKin2_R[13:8] | 0           | The value of PLL1 N counter when CLKin2 is selected. |                     |
|     |           |                |             | <b>Field Value</b>                                   | <b>Divide Value</b> |
|     |           |                |             | 0 (0x00)   | Reserved            |
| 7:0 | 0x158     | CLKin2_R[7:0]  | 150         | 1 (0x01)   | 1                   |
|     |           |                |             | 2 (0x02)   | 2                   |
|     |           |                |             | ...  | ...                 |
|     |           |                |             | 16382 (0x3FFE)                                       | 16382               |
|     |           |                |             | 16383 (0x3FFF)                                       | 16383               |

## 6.3.7.4 PLL1\_N

### PLL1\_N[13:8], PLL1\_N[7:0]

| PLL1_N[13:0] |            |
|--------------|------------|
| MSB          | LSB        |
| 0x159[5:0]   | 0x15A[7:0] |

These registers contain the N divider value for PLL1.

### REGISTERS 0x159 and 0x15A

| Bit | Registers | Name         | POR Default | Description                  |                     |
|-----|-----------|--------------|-------------|------------------------------|---------------------|
| 7:6 | 0x159     | NA           | 0           | Reserved                     |                     |
| 5:0 | 0x159     | PLL1_N[13:8] | 0           | The value of PLL1 N counter. |                     |
|     |           |              |             | <b>Field Value</b>           | <b>Divide Value</b> |
|     |           |              |             | 0 (0x00)                     | Not Valid           |
| 7:0 | 0x15A     | PLL1_N[7:0]  | 120         | 1 (0x01)                     | 1                   |
|     |           |              |             | 2 (0x02)                     | 2                   |
|     |           |              |             | ...                          | ...                 |
|     |           |              |             | 4,095 (0xFFF)                | 4,095               |

**6.3.7.5 PLL1\_WND\_SIZE, PLL1\_CP\_TRI, PLL1\_CP\_POL, PLL1\_CP\_GAIN**

This register controls the PLL1 phase detector.

**REGISTER 0x15B**

| Bit       | Name          | POR Default | Description  |                   |
|-----------|---------------|-------------|--|-------------------|
| 7:6       | PLL1_WND_SIZE | 3           | PLL1_WND_SIZE sets the window size used for digital lock detect for PLL1. If the phase error between the reference and feedback of PLL1 is less than specified time, then the PLL1 lock counter increments.  |                   |
|           |               |             | <b>Field Value</b>   | <b>Definition</b> |
|           |               |             | 0 (0x00)   | 4 ns              |
|           |               |             | 1 (0x01)   | 9 ns              |
|           |               |             | 2 (0x02)   | 19 ns             |
|           |               |             | 3 (0x03)   | 43 ns             |
| 5         | PLL1_CP_TRI   | 0           | This bit allows for the PLL1 charge pump output pin, CPout1, to be placed into TRI-STATE.<br>0: PLL1 CPout1 is active<br>1: PLL1 CPout1 is at TRI-STATE  |                   |
| 4         | PLL1_CP_POL   | 1           | PLL1_CP_POL sets the charge pump polarity for PLL1. Many VCXOs use positive slope. A positive slope VCXO increases output frequency with increasing voltage. A negative slope VCXO decreases output frequency with increasing voltage.<br>0: Negative Slope VCO/VCXO<br>1: Positive Slope VCO/VCXO |                   |
| 3:0       | PLL1_CP_GAIN  | 4           | This bit programs the PLL1 charge pump output current level.   |                   |
|           |               |             | <b>Field Value</b>   | <b>Gain</b>       |
|           |               |             | 0 (0x00)   | 50 $\mu$ A        |
|           |               |             | 1 (0x01)   | 150 $\mu$ A       |
|           |               |             | 2 (0x02)   | 250 $\mu$ A       |
|           |               |             | 3 (0x03)   | 350 $\mu$ A       |
|           |               |             | 4 (0x04)   | 450 $\mu$ A       |
|           |               |             | ...  | ...               |
| 14 (0x0E) | 1450 $\mu$ A  |             |  |                   |
|           |               |             | 15 (0x0F)  | 1550 $\mu$ A      |

# LMK04826B, LMK04828B

SNAS605 AP – MARCH 2013 – REVISED JUNE 2013

[www.ti.com](http://www.ti.com)

## 6.3.7.6 PLL1\_DLD\_CNT[13:8], PLL1\_DLD\_CNT[7:0]

### PLL1\_DLD\_CNT[13:0]

| MSB        | LSB        |
|------------|------------|
| 0x15C[5:0] | 0x15D[7:0] |

This register contains the value of the PLL1 DLD counter.

### REGISTERS 0x15C and 0x15D

| Bit | Registers | Name               | POR Default | Description  |                    |
|-----|-----------|--------------------|-------------|--|--------------------|
| 7:6 | 0x15C     | NA                 | 0           | Reserved   |                    |
| 5:0 | 0x15C     | PLL1_DLD_CNT[13:8] | 32          | The reference and feedback of PLL1 must be within the window of phase error as specified by PLL1_WND_SIZE for this many phase detector cycles before PLL1 digital lock detect is asserted. |                    |
|     |           |                    |             | <b>Field Value</b>   | <b>Delay Value</b> |
|     |           |                    |             | 0 (0x00)   | Reserved           |
|     |           |                    |             | 1 (0x01)   | 1                  |
| 7:0 | 0x15D     | PLL1_DLD_CNT[7:0]  | 0           | 2 (0x02)   | 2                  |
|     |           |                    |             | 3 (0x03)   | 3                  |
|     |           |                    |             | ...  | ...                |
|     |           |                    |             | 16,382 (0x3FFE)  | 16,382             |
|     |           |                    |             | 16,383 (0x3FFF)  | 16,383             |

**6.3.7.7 PLL1\_R\_DLY, PLL1\_N\_DLY**

This register contains the delay value for PLL1 N and R delays.

**REGISTER 0x15E**

| Bit      | Name       | POR Default | Description   |             |
|----------|------------|-------------|---|-------------|
| 7:6      | NA         | 0           | Reserved  |             |
| 5:3      | PLL1_R_DLY | 0           | Increasing delay of PLL1_R_DLY will cause the outputs to lag from CLKinX. For use in 0-delay mode.  |             |
|          |            |             | <b>Field Value</b>  | <b>Gain</b> |
|          |            |             | 0 (0x00)  | 0 ps        |
|          |            |             | 1 (0x01)  | 205 ps      |
|          |            |             | 2 (0x02)  | 410 ps      |
|          |            |             | 3 (0x03)  | 615 ps      |
|          |            |             | 4 (0x04)  | 820 ps      |
|          |            |             | 5 (0x05)  | 1025 ps     |
|          |            |             | 6 (0x06)  | 1230 ps     |
| 7 (0x07) | 1435 ps    |             |   |             |
| 2:0      | PLL1_N_DLY | 0           | Increasing delay of PLL1_N_DLY will cause the outputs to lead from CLKinX. For use in 0-delay mode. |             |
|          |            |             | <b>Field Value</b>  | <b>Gain</b> |
|          |            |             | 0 (0x00)  | 0 ps        |
|          |            |             | 1 (0x01)  | 205 ps      |
|          |            |             | 2 (0x02)  | 410 ps      |
|          |            |             | 3 (0x03)  | 615 ps      |
|          |            |             | 4 (0x04)  | 820 ps      |
|          |            |             | 5 (0x05)  | 1025 ps     |
|          |            |             | 6 (0x06)  | 1230 ps     |
| 7 (0x07) | 1435 ps    |             |   |             |

**6.3.7.8 PLL1\_LD\_MUX, PLL1\_LD\_TYPE**

This register configures the PLL1 LD pin.

**REGISTER 0x15F**

| Bit       | Name                    | POR Default | Description                                       |                             |
|-----------|-------------------------|-------------|---|-----------------------------|
| 7:3       | PLL1_LD_MUX             | 1           | This sets the output value of the Status_LD1 pin. |                             |
|           |                         |             | <b>Field Value</b>                                | <b>MUX Value</b>            |
|           |                         |             | 0 (0x00)  | Logic Low                   |
|           |                         |             | 1 (0x01)  | PLL1 DLD                    |
|           |                         |             | 2 (0x02)  | PLL2 DLD                    |
|           |                         |             | 3 (0x03)  | PLL1 & PLL2 DLD             |
|           |                         |             | 4 (0x04)  | Holdover Status             |
|           |                         |             | 5 (0x05)  | DAC Locked                  |
|           |                         |             | 6 (0x06)  | Reserved                    |
|           |                         |             | 7 (0x07)  | SPI Readback                |
|           |                         |             | 8 (0x08)  | DAC Rail                    |
|           |                         |             | 9 (0x09)  | DAC Low                     |
|           |                         |             | 10 (0x0A)   | DAC High                    |
|           |                         |             | 11 (0x0B)   | PLL1_N                      |
|           |                         |             | 12 (0x0C)   | PLL1_N/2                    |
|           |                         |             | 13 (0x0D)   | PLL2_N                      |
|           |                         |             | 14 (0x0E)   | PLL2_N/2                    |
|           |                         |             | 15 (0x0F)   | PLL1_R                      |
|           |                         |             | 16 (0x10)   | PLL1_R/2                    |
| 17 (0x11) | PLL2_R <sup>(1)</sup>   |             |   |                             |
| 18 (0x12) | PLL2_R/2 <sup>(1)</sup> |             |   |                             |
| 2:0       | PLL1_LD_TYPE            | 6           | Sets the IO type of the Status_LD1 pin.           |                             |
|           |                         |             | <b>Field Value</b>                                | <b>TYPE</b>                 |
|           |                         |             | 0 (0x00)  | Reserved                    |
|           |                         |             | 1 (0x01)  | Reserved                    |
|           |                         |             | 2 (0x02)  | Reserved                    |
|           |                         |             | 3 (0x03)  | Output (push-pull)          |
|           |                         |             | 4 (0x04)  | Output inverted (push-pull) |
|           |                         |             | 5 (0x05)  | Reserved                    |
| 6 (0x06)  | Output (open drain)     |             |   |                             |

(1) Only valid when PLL2\_LD\_MUX is not set to 2 (PLL2\_DLD) or 3 (PLL1 & PLL2 DLD).

### 6.3.8 (0x160 - 0x16E) PLL2 Configuration

#### 6.3.8.1 PLL2\_R[11:8], PLL2\_R[7:0]

##### PLL2\_R[11:0]

| MSB        | LSB        |
|------------|------------|
| 0x160[3:0] | 0x161[7:0] |

This register contains the value of the PLL2 R divider.

##### REGISTERS 0x160 and 0x161

| Bit | Registers | Name         | POR Default | Description                          |                     |
|-----|-----------|--------------|-------------|--------------------------------------|---------------------|
| 7:4 | 0x160     | NA           | 0           | Reserved                             |                     |
| 3:0 | 0x160     | PLL2_R[11:8] | 0           | Valid values for the PLL2 R divider. |                     |
|     |           |              |             | <b>Field Value</b>                   | <b>Divide Value</b> |
|     |           |              |             | 0 (0x00)                             | Not Valid           |
|     |           |              |             | 1 (0x01)                             | 1                   |
| 7:0 | 0x161     | PLL2_R[7:0]  | 2           | 2 (0x02)                             | 2                   |
|     |           |              |             | 3 (0x03)                             | 3                   |
|     |           |              |             | ...                                  | ...                 |
|     |           |              |             | 4,094 (0xFFE)                        | 4,094               |
|     |           |              |             | 4,095 (0xFFF)                        | 4,095               |

**6.3.8.2 PLL2\_P, OSCin\_FREQ, PLL2\_XTAL\_EN, PLL2\_REF\_2X\_EN**

This register sets other PLL2 functions.

**REGISTER 0x162**

| Bit                 | Name                | POR Default | Description   |                        |
|---------------------|---------------------|-------------|---|------------------------|
| 7:5                 | PLL2_P              | 2           | The PLL2 N Prescaler divides the output of the VCO as selected by Mode_MUX1 and is connected to the PLL2 N divider.   |                        |
|                     |                     |             | <b>Field Value</b>  | <b>Value</b>           |
|                     |                     |             | 0 (0x00)  | 8                      |
|                     |                     |             | 1 (0x01)  | 2                      |
|                     |                     |             | 2 (0x02)  | 2                      |
|                     |                     |             | 3 (0x03)  | 3                      |
|                     |                     |             | 4 (0x04)  | 4                      |
|                     |                     |             | 5 (0x05)  | 5                      |
| 4:2                 | OSCin_FREQ          | 7           | The frequency of the PLL2 reference input to the PLL2 Phase Detector (OSCin/OSCin* port) must be programmed in order to support proper operation of the frequency calibration routine which locks the internal VCO to the target frequency.   |                        |
|                     |                     |             | <b>Field Value</b>  | <b>OSCin Frequency</b> |
|                     |                     |             | 0 (0x00)  | 0 to 63 MHz            |
|                     |                     |             | 1 (0x01)  | >63 MHz to 127 MHz     |
|                     |                     |             | 2 (0x02)  | >127 MHz to 255 MHz    |
|                     |                     |             | 3 (0x03)  | Reserved               |
| 4 (0x04)            | >255 MHz to 500 MHz |             |   |                        |
| 5 (0x05) to 7(0x07) | Reserved            |             |   |                        |
| 1                   | PLL2_XTAL_EN        | 0           | If an external crystal is being used to implement a discrete VCXO, the internal feedback amplifier must be enabled with this bit in order to complete the oscillator circuit.<br>0: Oscillator Amplifier Disabled<br>1: Oscillator Amplifier Enabled  |                        |
| 0                   | PLL2_REF_2X_EN      | 1           | Enabling the PLL2 reference frequency doubler allows for higher phase detector frequencies on PLL2 than would normally be allowed with the given VCXO or Crystal frequency.<br>Higher phase detector frequencies reduces the PLL N values which makes the design of wider loop bandwidth filters possible.<br>0: Doubler Disabled<br>1: Doubler Enabled |                        |



### 6.3.8.3 PLL2\_N\_CAL

#### PLL2\_N\_CAL[17:0]

PLL2 never uses 0-delay during frequency calibration. These registers contain the value of the PLL2 N divider used with PLL2 pre-scaler during calibration for cascaded 0-delay mode. Once calibration is complete, PLL2 will use PLL2\_N value. Cascaded 0-delay mode occurs when PLL2\_NCLK\_MUX = 1.

| MSB        | —          | LSB        |
|------------|------------|------------|
| 0x163[1:0] | 0x164[7:0] | 0x165[7:0] |

#### REGISTERS 0x163, 0x164, and 0x165

| Bit | Registers | Name              | POR Default | Description        |                     |
|-----|-----------|-------------------|-------------|--------------------|---------------------|
| 7:2 | 0x163     | NA                | 0           | Reserved           |                     |
| 1:0 | 0x163     | PLL2_N_CAL[17:16] | 0           | <b>Field Value</b> | <b>Divide Value</b> |
|     |           |                   |             | 0 (0x00)           | Not Valid           |
| 7:0 | 0x164     | PLL2_N_CAL[15:8]  | 0           | 1 (0x01)           | 1                   |
|     |           |                   |             | 2 (0x02)           | 2                   |
| 7:0 | 0x165     | PLL2_N_CAL[7:0]   | 12          | ...                | ...                 |
|     |           |                   |             | 262,143 (0x3FFFF)  | 262,143             |

### 6.3.8.4 PLL2\_FCAL\_DIS, PLL2\_N

#### PLL2\_N[17:0]

This register disables frequency calibration and sets the PLL2 N divider value. Programming register 0x168 starts a VCO calibration routine if PLL2\_FCAL\_DIS = 0.

| MSB        | —          | LSB        |
|------------|------------|------------|
| 0x166[1:0] | 0x167[7:0] | 0x168[7:0] |

#### REGISTERS 0x166, 0x167, and 0x168

| Bit | Registers | Name          | POR Default | Description  |                     |
|-----|-----------|---------------|-------------|--|---------------------|
| 7:3 | 0x166     | NA            | 0           | Reserved   |                     |
| 2   | 0x166     | PLL2_FCAL_DIS | 0           | This disables the PLL2 frequency calibration on programming register 0x168.<br>0: Frequency calibration enabled<br>1: Frequency calibration disabled |                     |
| 1:0 | 0x166     | PLL2_N[17:16] | 0           | <b>Field Value</b>   | <b>Divide Value</b> |
|     |           |               |             | 0 (0x00)   | Not Valid           |
| 7:0 | 0x167     | PLL2_N[15:8]  | 0           | 1 (0x01)   | 1                   |
|     |           |               |             | 2 (0x02)   | 2                   |
| 7:0 | 0x168     | PLL2_N[7:0]   | 12          | ...  | ...                 |
|     |           |               |             | 262,143 (0x3FFFF)  | 262,143             |

**6.3.8.5 PLL2\_WND\_SIZE, PLL2\_CP\_GAIN, PLL2\_CP\_POL, PLL2\_CP\_TRI**

This register controls the PLL2 phase detector.

**REGISTER 0x169**

| Bit | Name          | POR Default | Description   |                         |
|-----|---------------|-------------|---|-------------------------|
| 7   | NA            | 0           | Reserved  |                         |
| 6:5 | PLL2_WND_SIZE | 2           | PLL2_WND_SIZE sets the window size used for digital lock detect for PLL2. If the phase error between the reference and feedback of PLL2 is less than specified time, then the PLL2 lock counter increments. This value must be programmed to 2 (3.7 ns).  |                         |
|     |               |             | <b>Field Value</b>  | <b>Definition</b>       |
|     |               |             | 0 (0x00)  | Reserved                |
|     |               |             | 1 (0x01)  | Reserved                |
|     |               |             | 2 (0x02)  | 3.7 ns                  |
|     |               |             | 3 (0x03)  | Reserved                |
| 4:3 | PLL2_CP_GAIN  | 3           | This bit programs the PLL2 charge pump output current level. The table below also illustrates the impact of the PLL2 TRISTATE bit in conjunction with PLL2_CP_GAIN.   |                         |
|     |               |             | <b>Field Value</b>  | <b>Definition</b>       |
|     |               |             | 0 (0x00)  | 100 $\mu$ A             |
|     |               |             | 1 (0x01)  | 400 $\mu$ A             |
|     |               |             | 2 (0x02)  | 1600 $\mu$ A            |
|     |               |             | 3 (0x03)  | 3200 $\mu$ A            |
| 2   | PLL2_CP_POL   | 0           | PLL2_CP_POL sets the charge pump polarity for PLL2. The internal VCO requires the negative charge pump polarity to be selected. Many VCOs use positive slope. A positive slope VCO increases output frequency with increasing voltage. A negative slope VCO decreases output frequency with increasing voltage. |                         |
|     |               |             | <b>Field Value</b>  | <b>Description</b>      |
|     |               |             | 0   | Negative Slope VCO/VCXO |
|     |               |             | 1   | Positive Slope VCO/VCXO |
| 1   | PLL2_CP_TRI   | 0           | PLL2_CP_TRI TRI-STATES the output of the PLL2 charge pump.<br>0: Disabled<br>1: TRI-STATE   |                         |
| 0   | Fixed Value   | 1           | When programming register 0x169, this field must be set to 1.   |                         |

**6.3.8.6 SYSREF\_REQ\_EN, PLL2\_DLD\_CNT**
**PLL2\_DLD\_CNT[15:0]**

| MSB        | LSB        |
|------------|------------|
| 0x16A[5:0] | 0x16B[7:0] |

This register has the value of the PLL2 DLD counter.

**REGISTERS 0x16A and 0x16B**

| Bit             | Registers | Name               | POR Default | Description  |                     |
|-----------------|-----------|--------------------|-------------|--|---------------------|
| 7               | 0x16A     | NA                 | 0           | Reserved   |                     |
| 6               | 0x16A     | SYSREF_REQ_EN      | 0           | Enables the SYNC/SYSREF_REQ pin to force the SYSREF_MUX = 3 for continuous pulses. When using this feature enable pulser and set SYSREF_MUX = 2 (Pulsor).                      |                     |
| 5:0             | 0x16A     | PLL2_DLD_CNT[13:8] | 32          | The reference and feedback of PLL2 must be within the window of phase error as specified by PLL2_WND_SIZE for PLL2_DLD_CNT cycles before PLL2 digital lock detect is asserted. |                     |
|                 |           |                    |             | <b>Field Value</b>   | <b>Divide Value</b> |
|                 |           |                    |             | 0 (0x00)   | Not Valid           |
| 7:0             | 0x16B     | PLL2_DLD_CNT       | 0           | 1 (0x01)   | 1                   |
|                 |           |                    |             | 2 (0x02)   | 2                   |
|                 |           |                    |             | 3 (0x03)   | 3                   |
|                 |           |                    |             | ...  | ...                 |
|                 |           |                    |             | 16,382 (0x3FFE)  | 16,382              |
| 16,383 (0x3FFF) | 16,383    |                    |             |  |                     |

**6.3.8.7 PLL2\_LF\_R4, PLL2\_LF\_R3**

This register controls the integrated loop filter resistors.

**REGISTER 0x16C**

| Bit      | Name       | POR Default | Description   |                   |
|----------|------------|-------------|---|-------------------|
| 7:6      | NA         | 0           | Reserved  |                   |
| 5:3      | PLL2_LF_R4 | 0           | Internal loop filter components are available for PLL2, enabling either 3rd or 4th order loop filters without requiring external components.<br>Internal loop filter resistor R4 can be set according to the following table. |                   |
|          |            |             | <b>Field Value</b>  | <b>Resistance</b> |
|          |            |             | 0 (0x00)  | 200 Ω             |
|          |            |             | 1 (0x01)  | 1 kΩ              |
|          |            |             | 2 (0x02)  | 2 kΩ              |
|          |            |             | 3 (0x03)  | 4 kΩ              |
|          |            |             | 4 (0x04)  | 16 kΩ             |
|          |            |             | 5 (0x05)  | Reserved          |
|          |            |             | 6 (0x06)  | Reserved          |
| 2:0      | PLL2_LF_R3 | 0           | Internal loop filter components are available for PLL2, enabling either 3rd or 4th order loop filters without requiring external components.<br>Internal loop filter resistor R3 can be set according to the following table. |                   |
|          |            |             | <b>Field Value</b>  | <b>Resistance</b> |
|          |            |             | 0 (0x00)  | 200 Ω             |
|          |            |             | 1 (0x01)  | 1 kΩ              |
|          |            |             | 2 (0x02)  | 2 kΩ              |
|          |            |             | 3 (0x03)  | 4 kΩ              |
|          |            |             | 4 (0x04)  | 16 kΩ             |
|          |            |             | 5 (0x05)  | Reserved          |
|          |            |             | 6 (0x06)  | Reserved          |
| 7 (0x07) | Reserved   |             |   |                   |

### 6.3.8.8 PLL2\_LF\_C4, PLL2\_LF\_C3

This register controls the integrated loop filter capacitors.

#### REGISTER 0x16D

| Bit       | Name       | POR Default | Description  |                   |
|-----------|------------|-------------|--|-------------------|
| 7:4       | PLL2_LF_C4 | 0           | Internal loop filter components are available for PLL2, enabling either 3rd or 4th order loop filters without requiring external components.<br>Internal loop filter capacitor C4 can be set according to the following table. |                   |
|           |            |             | <b>Field Value</b>   | <b>Resistance</b> |
|           |            |             | 0 (0x00)   | 10 pF             |
|           |            |             | 1 (0x01)   | 15 pF             |
|           |            |             | 2 (0x02)   | 29 pF             |
|           |            |             | 3 (0x03)   | 34 pF             |
|           |            |             | 4 (0x04)   | 47 pF             |
|           |            |             | 5 (0x05)   | 52 pF             |
|           |            |             | 6 (0x06)   | 66 pF             |
|           |            |             | 7 (0x07)   | 71 pF             |
|           |            |             | 8 (0x08)   | 103 pF            |
|           |            |             | 9 (0x09)   | 108 pF            |
|           |            |             | 10 (0x0A)  | 122 pF            |
|           |            |             | 11 (0x0B)  | 126 pF            |
|           |            |             | 12 (0x0C)  | 141 pF            |
|           |            |             | 13 (0x0D)  | 146 pF            |
|           |            |             | 14 (0x0E)  | Reserved          |
| 15 (0x0F) | Reserved   |             |  |                   |
| 3:0       | PLL2_LF_C3 | 0           | Internal loop filter components are available for PLL2, enabling either 3rd or 4th order loop filters without requiring external components.<br>Internal loop filter capacitor C3 can be set according to the following table. |                   |
|           |            |             | <b>Field Value</b>   | <b>Resistance</b> |
|           |            |             | 0 (0x00)   | 10 pF             |
|           |            |             | 1 (0x01)   | 11 pF             |
|           |            |             | 2 (0x02)   | 15 pF             |
|           |            |             | 3 (0x03)   | 16 pF             |
|           |            |             | 4 (0x04)   | 19 pF             |
|           |            |             | 5 (0x05)   | 20 pF             |
|           |            |             | 6 (0x06)   | 24 pF             |
|           |            |             | 7 (0x07)   | 25 pF             |
|           |            |             | 8 (0x08)   | 29 pF             |
|           |            |             | 9 (0x09)   | 30 pF             |
|           |            |             | 10 (0x0A)  | 33 pF             |
|           |            |             | 11 (0x0B)  | 34 pF             |
|           |            |             | 12 (0x0C)  | 38 pF             |
|           |            |             | 13 (0x0D)  | 39 pF             |
|           |            |             | 14 (0x0E)  | Reserved          |
| 15 (0x0F) | Reserved   |             |  |                   |

**6.3.8.9 PLL2\_LD\_MUX, PLL2\_LD\_TYPE**

This register sets the output value of the Status\_LD2 pin.

**REGISTER 0x16E**

| Bit       | Name                    | POR Default | Description                                       |                             |
|-----------|-------------------------|-------------|---|-----------------------------|
| 7:3       | PLL2_LD_MUX             | 2           | This sets the output value of the Status_LD2 pin. |                             |
|           |                         |             | <b>Field Value</b>                                | <b>MUX Value</b>            |
|           |                         |             | 0 (0x00)  | Logic Low                   |
|           |                         |             | 1 (0x01)  | PLL1 DLD                    |
|           |                         |             | 2 (0x02)  | PLL2 DLD                    |
|           |                         |             | 3 (0x03)  | PLL1 & PLL2 DLD             |
|           |                         |             | 4 (0x04)  | Holdover Status             |
|           |                         |             | 5 (0x05)  | DAC Locked                  |
|           |                         |             | 6 (0x06)  | Reserved                    |
|           |                         |             | 7 (0x07)  | SPI Readback                |
|           |                         |             | 8 (0x08)  | DAC Rail                    |
|           |                         |             | 9 (0x09)  | DAC Low                     |
|           |                         |             | 10 (0x0A)   | DAC High                    |
|           |                         |             | 11 (0x0B)   | PLL1_N                      |
|           |                         |             | 12 (0x0C)   | PLL1_N/2                    |
|           |                         |             | 13 (0x0D)   | PLL2_N                      |
|           |                         |             | 14 (0x0E)   | PLL2_N/2                    |
|           |                         |             | 15 (0x0F)   | PLL1_R                      |
|           |                         |             | 16 (0x10)   | PLL1_R/2                    |
| 17 (0x11) | PLL2_R <sup>(1)</sup>   |             |   |                             |
| 18 (0x12) | PLL2_R/2 <sup>(1)</sup> |             |   |                             |
| 2:0       | PLL2_LD_TYPE            | 6           | Sets the IO type of the Status_LD2 pin.           |                             |
|           |                         |             | <b>Field Value</b>                                | <b>TYPE</b>                 |
|           |                         |             | 0 (0x00)  | Reserved                    |
|           |                         |             | 1 (0x01)  | Reserved                    |
|           |                         |             | 2 (0x02)  | Reserved                    |
|           |                         |             | 3 (0x03)  | Output (push-pull)          |
|           |                         |             | 4 (0x04)  | Output inverted (push-pull) |
|           |                         |             | 5 (0x05)  | Reserved                    |
| 6 (0x06)  | Output (open drain)     |             |   |                             |

(1) Only valid when PLL1\_LD\_MUX is not set to 2 (PLL2\_DLD) or 3 (PLL1 & PLL2 DLD).

### 6.3.9 (0x16F - 0x1FFF) Misc Registers

#### 6.3.9.1 PLL2\_PRE\_PD, PLL2\_PD

##### REGISTER 0x173

| Bit | Name        | Description   |
|-----|-------------|---|
| 7   | N/A         | Reserved  |
| 6   | PLL2_PRE_PD | Powerdown PLL2 prescaler<br>0: Normal Operation<br>1: Powerdown |
| 5   | PLL2_PD     | Powerdown PLL2<br>0: Normal Operation<br>1: Powerdown           |
| 4:0 | N/A         | Reserved  |

#### 6.3.9.2 OPT\_REG\_1

This register must be written with the following value depending on which LMK04820 family part is used to optimize VCO1 phase noise performance over temperature. This register must be written before writing register 0x168 when using VCO1.

##### REGISTER 0x17C

| Bit | Name      | Description                  |
|-----|-----------|------------------------------|
| 7:0 | OPT_REG_1 | 24: LMK04826<br>21: LMK04828 |

#### 6.3.9.3 OPT\_REG\_2

This register must be written with the following value depending on which LMK04820 family part is used to optimize VCO1 phase noise performance over temperature. This register must be written before writing register 0x168 when using VCO1.

##### REGISTER 0x17D

| Bit | Name      | Description                   |
|-----|-----------|-------------------------------|
| 7:0 | OPT_REG_2 | 119: LMK04826<br>51: LMK04828 |

#### 6.3.9.4 RB\_PLL1\_LD\_LOST, RB\_PLL1\_LD, CLR\_PLL1\_LD\_LOST

##### REGISTER 0x182

| Bit | Name             | Description  |
|-----|------------------|--|
| 7:3 | N/A              | Reserved   |
| 2   | RB_PLL1_LD_LOST  | This is set when PLL1 DLD edge falls. Does not set if cleared while PLL1 DLD is low.   |
| 1   | RB_PLL1_LD       | Read back 0: PLL1 DLD is high.<br>Read back 1: PLL1 DLD is low.  |
| 0   | CLR_PLL1_LD_LOST | To reset RB_PLL1_LD_LOST, write CLR_PLL1_LD_LOST with 1 and then 0.<br>0: RB_PLL1_LD_LOST will be set on next falling PLL1 DLD edge.<br>1: RB_PLL1_LD_LOST is held clear (0). User must clear this bit to allow RB_PLL1_LD_LOST to become set again. |

#### 6.3.9.5 RB\_PLL2\_LD\_LOST, RB\_PLL2\_LD, CLR\_PLL2\_LD\_LOST

##### REGISTER 0x0x183

| Bit | Name            | Description  |
|-----|-----------------|--|
| 7:3 | N/A             | Reserved   |
| 2   | RB_PLL2_LD_LOST | This is set when PLL2 DLD edge falls. Does not set if cleared while PLL2 DLD is low. |
| 1   | RB_PLL2_LD      | Read back 0: PLL2 DLD is high.<br>Read back 1: PLL2 DLD is low.                      |

## LMK04826B, LMK04828B

SNAS605 AP – MARCH 2013 – REVISED JUNE 2013

[www.ti.com](http://www.ti.com)

| Bit | Name             | Description  |
|-----|------------------|--|
| 0   | CLR_PLL2_LD_LOST | To reset RB_PLL2_LD_LOST, write CLR_PLL2_LD_LOST with 1 and then 0.<br>0: RB_PLL2_LD_LOST will be set on next falling PLL2 DLD edge.<br>1: RB_PLL2_LD_LOST is held clear (0). User must clear this bit to allow RB_PLL2_LD_LOST to become set again. |

### 6.3.9.6 RB\_DAC\_VALUE(MSB), RB\_CLKinX\_SEL, RB\_CLKinX\_LOS

This register provides read back access to CLKinX selection indicator and CLKinX LOS indicator. The 2 MSBs are shared with the RB\_DAC\_VALUE. See RB\_DAC\_VALUE section.

#### REGISTER 0x184

| Bit | Name              | Description  |
|-----|-------------------|--|
| 7:6 | RB_DAC_VALUE[9:8] | See RB_DAC_VALUE section.  |
| 5   | RB_CLKin2_SEL     | Read back 0: CLKin2 is not selected for input to PLL1.<br>Read back 1: CLKin2 is selected for input to PLL1. |
| 4   | RB_CLKin1_SEL     | Read back 0: CLKin1 is not selected for input to PLL1.<br>Read back 1: CLKin1 is selected for input to PLL1. |
| 3   | RB_CLKin0_SEL     | Read back 0: CLKin0 is not selected for input to PLL1.<br>Read back 1: CLKin0 is selected for input to PLL1. |
| 2   | N/A               |  |
| 1   | RB_CLKin1_LOS     | Read back 1: CLKin1 LOS is active.<br>Read back 0: CLKin1 LOS is not active.                                 |
| 0   | RB_CLKin0_LOS     | Read back 1: CLKin0 LOS is active.<br>Read back 0: CLKin0 LOS is not active.                                 |

### 6.3.9.7 RB\_DAC\_VALUE

Contains the value of the DAC for user readback.

| Field Name   | MSB         | LSB         |
|--------------|-------------|-------------|
| RB_DAC_VALUE | 0x184 [7:6] | 0x185 [7:0] |

#### REGISTERS 0x184 and 0x185

| Bit | Registers | Name              | POR Default | Description  |
|-----|-----------|-------------------|-------------|--|
| 7:6 | 0x184     | RB_DAC_VALUE[9:8] | 2           | DAC value is 512 on power on reset, if PLL1 locks upon power-up the DAC value will change. |
| 7:0 | 0x185     | RB_DAC_VALUE[7:0] | 0           |  |

### 6.3.9.8 RB\_HOLDOVER

Blank

#### REGISTER 0x188

| Bit | Name        | Description  |
|-----|-------------|--|
| 7:5 | N/A         | Reserved   |
| 4   | RB_HOLDOVER | Read back 0: Not in HOLDOVER.<br>Read back 1: In HOLDOVER. |
| 3:0 | N/A         | Reserved   |



### 6.3.9.9 SPI\_LOCK

Prevents SPI registers from being written to, except for 0x1FFD, 0x1FFE, 0x1FFF. These registers must be written to sequentially and in order: 0x1FFD, 0x1FFE, 0x1FFF.

These registers cannot be read back.

| MSB          | —            | LSB          |
|--------------|--------------|--------------|
| 0x1FFD [7:0] | 0x1FFE [7:0] | 0x1FFF [7:0] |

#### REGISTERS 0x1FFD, 0x1FFE, and 0x1FFF

| Bit | Registers | Name            | POR Default | Description  |
|-----|-----------|-----------------|-------------|--|
| 7:0 | 0x1FFD    | SPI_LOCK[23:16] | 0           | 0: Registers unlocked.<br>1 to 255: Registers locked                               |
| 7:0 | 0x1FFE    | SPI_LOCK[15:8]  | 0           | 0: Registers unlocked.<br>1 to 255: Registers locked                               |
| 7:0 | 0x1FFF    | SPI_LOCK[7:0]   | 83          | 0 to 82: Registers locked<br>83: Registers unlocked<br>84 to 256: Registers locked |

## 7 APPLICATION INFORMATION

### 7.1 Digital Lock Detect Frequency Accuracy

The digital lock detect circuit is used to determine PLL1 locked, PLL2 locked, and holdover exit events. A window size and lock count register are programmed to set a ppm frequency accuracy of reference to feedback signals of the PLL for each event to occur. When a PLL digital lock event occurs the PLL's digital lock detect is asserted true. When the holdover exit event occurs, the device will exit holdover mode.

| Event         | PLL  | Window size   | Lock count       |
|---------------|------|---------------|------------------|
| PLL1 Locked   | PLL1 | PLL1_WND_SIZE | PLL1_DLD_CNT     |
| PLL2 Locked   | PLL2 | PLL2_WND_SIZE | PLL2_DLD_CNT     |
| Holdover exit | PLL1 | PLL1_WND_SIZE | HOLDOVER_DLD_CNT |

For a digital lock detect event to occur there must be a "lock count" number of phase detector cycles of PLLX during which the time/phase error of the PLLX\_R reference and PLLX\_N feedback signal edges are within the user programmable "window size." Since there must be at least "lock count" phase detector events before a lock event occurs, a minimum digital lock event time can be calculated as "lock count" /  $f_{PDx}$  where X = 1 for PLL1 or 2 for PLL2.

By using [Equation 1](#), values for a "lock count" and "window size" can be chosen to set the frequency accuracy required by the system in ppm before the digital lock detect event occurs:

$$\text{ppm} = \frac{1e6 \times \text{PLLX\_WND\_SIZE} \times f_{PDx}}{\text{PLLX\_DLD\_CNT}} \quad (1)$$

The effect of the "lock count" value is that it shortens the effective lock window size by dividing the "window size" by "lock count".

If at any time the PLLX\_R reference and PLLX\_N feedback signals are outside the time window set by "window size", then the "lock count" value is reset to 0.

#### 7.1.1 Minimum Lock Time Calculation Example

To calculate the minimum PLL2 digital lock time given a PLL2 phase detector frequency of 40 MHz and PLL2\_DLD\_CNT = 10,000. Then the minimum lock time of PLL2 will be 10,000 / 40 MHz = 250  $\mu$ s.

## 7.2 Pin Connection Recommendations

### 7.2.1 $V_{CC}$ PINS AND DECOUPLING

All Vcc pins must always be connected.

### 7.2.2 UNUSED CLOCK OUTPUTS

Leave unused clock outputs floating and powered down.

### 7.2.3 UNUSED CLOCK INPUTS

Unused clock inputs can be left floating.

### 7.3 Driving CLKin AND OSCin Inputs

#### 7.3.1 DRIVING CLKin PINS WITH A DIFFERENTIAL SOURCE

Both CLKin ports can be driven by differential signals. It is recommended that the input mode be set to bipolar (CLKinX\_BUF\_TYPE = 0) when using differential reference clocks. The LMK04820 family internally biases the input pins so the differential interface should be AC coupled. The recommended circuits for driving the CLKin pins with either LVDS or LVPECL are shown in Figure 7-1 and Figure 7-2.




Figure 7-1. CLKinX/X\* Termination for an LVDS Reference Clock Source




Figure 7-2. CLKinX/X\* Termination for an LVPECL Reference Clock Source

Finally, a reference clock source that produces a differential sine wave output can drive the CLKin pins using the following circuit. Note: the signal level must conform to the requirements for the CLKin pins listed in the Section 2.4 table.





Figure 7-3. CLKinX/X\* Termination for a Differential Sinewave Reference Clock Source

### 7.3.2 DRIVING CLKin PINS WITH A SINGLE-ENDED SOURCE

The CLKin pins of the LMK04820 family can be driven using a single-ended reference clock source, for example, either a sine wave source or an LVCMOS/LVTTL source. Either AC coupling or DC coupling may be used. In the case of the sine wave source that is expecting a 50 Ω load, it is recommended that AC coupling be used as shown in the circuit below with a 50 Ω termination.


**NOTE**

The signal level must conform to the requirements for the CLKin pins listed in the [Section 2.4](#) table. CLKinX\_BUF\_TYPE is recommended to be set to bipolar mode (CLKinX\_BUF\_TYPE = 0).



**Figure 7-4. CLKinX/X\* Single-ended Termination**

If the CLKin pins are being driven with a single-ended LVCMOS/LVTTL source, either DC coupling or AC coupling may be used. If DC coupling is used, the CLKinX\_BUF\_TYPE should be set to MOS buffer mode (CLKinX\_BUF\_TYPE = 1) and the voltage swing of the source must meet the specifications for DC coupled, MOS-mode clock inputs given in the table of [Section 2.4](#). If AC coupling is used, the CLKinX\_BUF\_TYPE should be set to the bipolar buffer mode (CLKinX\_BUF\_TYPE = 0). The voltage swing at the input pins must meet the specifications for AC coupled, bipolar mode clock inputs given in the table of [Section 2.4](#). In this case, some attenuation of the clock input level may be required. A simple resistive divider circuit before the AC coupling capacitor is sufficient.



**Figure 7-5. DC Coupled LVCMOS/LVTTL Reference Clock**

## 7.4 Power Supply

### 7.4.1 CURRENT CONSUMPTION / POWER DISSIPATION CALCULATIONS

From [Table 7-1](#) the current consumption can be calculated for any configuration. Data below is typical and not assured.


**Table 7-1. Typical Current Consumption for Selected Functional Blocks**  
( $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V}$ )

| Block                             | Condition   |                             | Typical $I_{CC}$ (mA) | Power dissipated in device (mW) | Power dissipated externally (mW) |
|-----------------------------------|---|-----------------------------|-----------------------|---------------------------------|----------------------------------|
| <b>Core and Functional Blocks</b> |   |                             |                       |                                 |                                  |
| Core                              | Dual Loop, Internal VCO0                          | PLL1 and PLL2 locked        | 131.5                 | 433.95                          | -                                |
| VCO                               | VCO1 is selected                                  |                             | 6                     | 19.8                            | -                                |
| OSCin Doubler                     | Doubler is enabled                                | EN_PLL2_REF_2X = 1          | 3                     | 9.9                             | -                                |
| CLKin                             | Any one of the CLKinX is enabled                  |                             | 4.9                   | 16.17                           | -                                |
| Holdover                          | Holdover is enabled                               | HOLDOVER_EN = 1             | 1.3                   | 4.29                            | -                                |
|                                   | Hitless switch is enabled                         | HOLDOVER_HITLESS_SWITCH = 1 | 0.9                   | 2.97                            | -                                |
|                                   | Track mode  | TRACK_EN = 1                | 2.5                   | 8.25                            | -                                |
| SYNC_EN = 1                       | Required for SYNC and SYSREF functionality        |                             | 7.6                   | 25.08                           | -                                |
| SYSREF                            | Enabled   | SYSREF_PD = 0               | 27.2                  | 89.76                           | -                                |
|                                   | Dynamic Digital Delay enabled                     | SYSREF_DDLY_PD = 0          | 5                     | 16.5                            | -                                |
|                                   | Pulser is enabled                                 | SYSREF_PLSR_PD = 0          | 4.1                   | 13.53                           | -                                |
|                                   | SYSREF Pulses mode                                | SYSREF_MUX = 2              | 3                     | 9.9                             | -                                |
|                                   | SYSREF Continuous mode                            | SYSREF_MUX = 3              | 3                     | 9.9                             | -                                |
| <b>Clock Group</b>                |   |                             |                       |                                 |                                  |
| Enabled                           | Any one of the CLKoutX_Y_PD = 0                   |                             | 20.1                  | 66.33                           | -                                |
| IDL                               | Any one of the CLKoutX_Y_IDL = 1                  |                             | 2.2                   | 7.26                            | -                                |
| ODL                               | Any one of the CLKoutX_Y_ODL = 1                  |                             | 3.2                   | 10.56                           | -                                |
| Clock Divider                     | Divider Only                                      | DCLKoutX_MUX = 0            | 13.6                  | 44.88                           | -                                |
|                                   | Divider + DCC + HS                                | DCLKoutX_MUX = 1            | 17.7                  | 58.41                           | -                                |
|                                   | Analog Delay + Divider                            | DCLKoutX_MUX = 3            | 13.6                  | 44.88                           | -                                |
| <b>Clock Output Buffers</b>       |   |                             |                       |                                 |                                  |
| LVDS                              | 100 $\Omega$ differential termination             |                             | 6                     | 19.8                            | -                                |
| HSDS                              | HSDS 6 mA, 100 $\Omega$ differential termination  |                             | 8.8                   | 29.04                           | -                                |
|                                   | HSDS 8 mA, 100 $\Omega$ differential termination  |                             | 11.6                  | 38.28                           | -                                |
|                                   | HSDS 10 mA, 100 $\Omega$ differential termination |                             | 19.4                  | 64.02                           | -                                |
| <b>OSCout Buffers</b>             |   |                             |                       |                                 |                                  |
| LVDS                              | 100 $\Omega$ differential termination             |                             | 18.5                  | 61.05                           | -                                |
| LVCMOS                            | LVC MOS Pair                                      | 150 MHz                     | 42.6                  | 140.58                          | -                                |
|                                   | LVC MOS Single                                    | 150 MHz                     | 27                    | 89.1                            | -                                |

## 7.5 Thermal Management

Power consumption of the LMK04820 family of devices can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125°C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power consumption times  $\theta_{JA}$  should not exceed 125°C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to a printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.



**Figure 7-6. Recommended Land and Via Pattern**

| Changes from Revision AO (March 2013) to Revision AP   | Page               |
|--|--------------------|
| • Changed datasheet title from LMK04828 to LMK0482xB .....   | <a href="#">1</a>  |
| • Added LMK04826 to frequency table .....  | <a href="#">1</a>  |
| • Changed - increased LMK04828B VCO0 maximum frequency from 2600 MHz to 2630 MHz .....                           | <a href="#">1</a>  |
| • Changed - expanded LMK04828B VCO1 frequency range from 2945 - 3005 MHz to 2920 MHz - 3080 MHz .....            | <a href="#">1</a>  |
| • Changed image from LMK04828B to LMK0482xB .....  | <a href="#">1</a>  |
| • Changed LMK04828 family to LMK04820 family .....   | <a href="#">2</a>  |
| • Added LMK04826 to Device Configuration Information Table .....   | <a href="#">2</a>  |
| • Changed - increased LMK04828B VCO0 max frequency from 2600 MHz to 2630 MHz .....                               | <a href="#">2</a>  |
| • Changed - expanded LMK04828B VCO1 frequency range from 2945 - 3005 MHz to 2920 MHz - 3080 MHz .....            | <a href="#">2</a>  |
| • Changed image from LMK04828 to LMK0482xB .....   | <a href="#">3</a>  |
| • Changed - corrected value of PLL2_P selection to be 0 to correspond with register programming definition. .... | <a href="#">3</a>  |
| • Changed image from LMK04828 to LMK0482xB .....   | <a href="#">4</a>  |
| • Changed image from LMK04828 to LMK0482xB .....   | <a href="#">5</a>  |
| • Changed thermal table header from LMK04828B to LMK0482xB .....   | <a href="#">10</a> |
| • Added LMK04826 VCO Range Specification .....   | <a href="#">14</a> |
| • Changed - increased LMK04828B VCO0 max frequency from 2600 MHz to 2630 MHz .....                               | <a href="#">14</a> |
| • Changed - expanded LMK04828B VCO1 frequency range from 2945 - 3005 MHz to 2920 MHz - 3080 MHz .....            | <a href="#">14</a> |
| • Added LMK04826 $K_{VCO}$ Specification .....   | <a href="#">14</a> |
| • Added clarification of LMK04828 specification vs LMK04826 specification for $K_{VCO}$ .....                    | <a href="#">14</a> |
| • Added LMK04826 noise floor data .....  | <a href="#">15</a> |
| • Changed - clarified phase noise data section header .....  | <a href="#">16</a> |
| • Added LMK04826 phase noise data .....  | <a href="#">16</a> |
| • Added LMK04826 jitter data .....   | <a href="#">18</a> |
| • Added LMK04826 $f_{CLKout-startup}$ spec .....   | <a href="#">20</a> |
| • Added clarification of LMK04828 specification vs. LMK04826 specification for $f_{CLKout-startup}$ .....        | <a href="#">20</a> |
| • Added LMK04826B Phase Noise Performance Graph for VCO0 .....   | <a href="#">26</a> |
| • Added LMK04826B Phase Noise Performance Graph for VCO1 .....   | <a href="#">26</a> |
| • Added Added PLL2 loop filter bandwidth and phase margin info to plot .....                                     | <a href="#">27</a> |
| • Changed LMK04828 to LMK0482xB in VCXO/Crystal Buffered Output section .....                                    | <a href="#">28</a> |
| • Changed LMK04828 to LMK0482xB in Status Pins section .....   | <a href="#">31</a> |
| • Added LMK04826 register setting .....  | <a href="#">52</a> |
| • Added LMK04826 register setting .....  | <a href="#">87</a> |
| • Added LMK04826 register setting .....  | <a href="#">87</a> |

**PACKAGING INFORMATION**

| Orderable Device   | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|--------------------|---------------|--------------|-----------------|------|-------------|-------------------------|------------------|----------------------|--------------|-------------------------|-------------------------|
| LMK04826BISQ/NOPB  | ACTIVE        | WQFN         | NKD             | 64   | 1000        | Green (RoHS & no Sb/Br) | SN               | Level-3-260C-168 HR  |              | K04826BISQ              | <a href="#">Samples</a> |
| LMK04826BISQE/NOPB | ACTIVE        | WQFN         | NKD             | 64   | 250         | Green (RoHS & no Sb/Br) | SN               | Level-3-260C-168 HR  |              | K04826BISQ              | <a href="#">Samples</a> |
| LMK04826BISQX/NOPB | ACTIVE        | WQFN         | NKD             | 64   | 2000        | Green (RoHS & no Sb/Br) | SN               | Level-3-260C-168 HR  |              | K04826BISQ              | <a href="#">Samples</a> |
| LMK04828BISQ/NOPB  | ACTIVE        | WQFN         | NKD             | 64   | 1000        | Green (RoHS & no Sb/Br) | SN               | Level-3-260C-168 HR  |              | K04828BISQ              | <a href="#">Samples</a> |
| LMK04828BISQE/NOPB | ACTIVE        | WQFN         | NKD             | 64   | 250         | Green (RoHS & no Sb/Br) | SN               | Level-3-260C-168 HR  |              | K04828BISQ              | <a href="#">Samples</a> |
| LMK04828BISQX/NOPB | ACTIVE        | WQFN         | NKD             | 64   | 2000        | Green (RoHS & no Sb/Br) | SN               | Level-3-260C-168 HR  |              | K04828BISQ              | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMK04826BISQ/NOPB  | WQFN         | NKD             | 64   | 1000 | 330.0              | 16.4               | 9.3     | 9.3     | 1.3     | 12.0    | 16.0   | Q1            |
| LMK04826BISQE/NOPB | WQFN         | NKD             | 64   | 250  | 178.0              | 16.4               | 9.3     | 9.3     | 1.3     | 12.0    | 16.0   | Q1            |
| LMK04826BISQX/NOPB | WQFN         | NKD             | 64   | 2000 | 330.0              | 16.4               | 9.3     | 9.3     | 1.3     | 12.0    | 16.0   | Q1            |
| LMK04828BISQ/NOPB  | WQFN         | NKD             | 64   | 1000 | 330.0              | 16.4               | 9.3     | 9.3     | 1.3     | 12.0    | 16.0   | Q1            |
| LMK04828BISQE/NOPB | WQFN         | NKD             | 64   | 250  | 178.0              | 16.4               | 9.3     | 9.3     | 1.3     | 12.0    | 16.0   | Q1            |
| LMK04828BISQX/NOPB | WQFN         | NKD             | 64   | 2000 | 330.0              | 16.4               | 9.3     | 9.3     | 1.3     | 12.0    | 16.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMK04826BISQ/NOPB  | WQFN         | NKD             | 64   | 1000 | 367.0       | 367.0      | 38.0        |
| LMK04826BISQE/NOPB | WQFN         | NKD             | 64   | 250  | 213.0       | 191.0      | 55.0        |
| LMK04826BISQX/NOPB | WQFN         | NKD             | 64   | 2000 | 367.0       | 367.0      | 38.0        |
| LMK04828BISQ/NOPB  | WQFN         | NKD             | 64   | 1000 | 367.0       | 367.0      | 38.0        |
| LMK04828BISQE/NOPB | WQFN         | NKD             | 64   | 250  | 213.0       | 191.0      | 55.0        |
| LMK04828BISQX/NOPB | WQFN         | NKD             | 64   | 2000 | 367.0       | 367.0      | 38.0        |




NKD0064A



RECOMMENDED LAND PATTERN



DIMENSIONS ARE IN MILLIMETERS  
DIMENSIONS IN ( ) FOR REFERENCE ONLY



|          |      |   |   |   |
|----------|------|---|---|---|
| $\oplus$ | 0.1  | C | A | B |
|          | 0.05 | C |   |   |

SQA64A (Rev A)

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |  |
|------------------------------|--|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>   |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>   |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |  |
|-------------------------------|--|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)