

ATUDEO

FEATURES	DGG, DGV, OR	
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	(TOP)	
Operates From 1.65 V to 3.6 V		48 10E
<ul> <li>Inputs Accept Voltages to 5.5 V</li> </ul>	1B1 🛛 2	47 🛛 1A1
• Max t <sub>pd</sub> of 4 ns at 3.3 V	1B2 🛛 <sup>3</sup>	46 1A2
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce) &lt;0.8 V</li> </ul>	GND 4	45 GND
at $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	1B3 5	44 1A3
•••	1B4 6	43 1A4
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) &gt;2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>		42 V <sub>CC</sub>
	1B5 8	41 1A5
<ul> <li>Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With</li> </ul>		40 1A6
3.3-V V <sub>cc</sub> )	GND <sup>10</sup> 1B7 <sup>11</sup>	39 GND 38 1A7
	1B7 [ 12	38 1 1A7 37 1 1A8
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode Operation</li> </ul>	2B1 [ 13	36 2A1
•	2B1 10 2B2 14	35 2A2
Bus Hold on Data Inputs Eliminates the Need     for External Bully //Bulldown Besisters	GND [ 15	34 GND
for External Pullup/Pulldown Resistors	2B3 16	33 2A3
Latch-Up Performance Exceeds 250 mA Per	2B4 [ 17	32 2A4
JESD 17	V <sub>CC</sub> [ 18	31 V <sub>CC</sub>
ESD Protection Exceeds JESD 22	2B5 [ 19	30 2A5
– 2000-V Human-Body Model (A114-A)	2B6 🛛 <sup>20</sup>	29 2A6
– 200-V Machine Model (A115-A)	GND 21	28 GND
	2B7 🛛 <sup>22</sup>	27 🛛 2A7
DESCRIPTION/ORDERING	2B8 🛛 <sup>23</sup>	26 2A8
INFORMATION	2DIR 🛛 24	25 20E
This 16-bit (dual-octal) noninverting bus transceiver		

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

This device can be used as two 8-bit transceivers or one 16-bit transceiver.

The SN74LVCH16245A is designed for asynchronous communication between data buses. The logic levels of the direction-control (DIR) input and the output-enable ( $\overline{OE}$ ) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess  $I_{CC}$  and  $I_{CCZ}$ .

Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by OE or DIR.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

# SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCES495B-OCTOBER 2003-REVISED AUGUST 2006



ORDERING	INFORMATION
ONDENING	

T <sub>A</sub>	PACKAG	E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	FBGA – GRD	Topo and roal	SN74LVCH16245AGRDR	LDH245A		
	FBGA – ZRD (Pb-free)	Tape and reel	SN74LVCH16245AZRDR	LDH245A		
		Tube	SN74LVCH16245ADL			
	SSOP – DL	Tana and said	SN74LVCH16245ADLR	LVCH16245A		
		Tape and reel	74LVCH16245ADLRG4			
–40°C to 85°C	TOOD DOO	Tana and said	SN74LVCH16245ADGGR			
	TSSOP – DGG	Tape and reel	74LVCH16245ADGGRG4	LVCH16245A		
		Tana and said	SN74LVCH16245ADGVR			
	TVSOP – DGV	Tape and reel	74LVCH16245ADGVRE4	LDH245A		
	VFBGA – GQL	Tana and so t	SN74LVCH16245AGQLR			
	VFBGA – ZQL (Pb-free)	<ul> <li>Tape and reel</li> </ul>	SN74LVCH16245AZQLR	LDH245A		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.






	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <del>0E</del>
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>

(1) NC - No internal connection

TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1B1	NC	1DIR	1 <del>0E</del>	NC	1A1
В	1B3	1B2	NC	NC	1A2	1A3
С	1B5	1B4	V <sub>CC</sub>	V <sub>CC</sub>	1A4	1A5
D	1B7	1B6	GND	GND	1A6	1A7
Е	2B1	1B8	GND	GND	1A8	2A1
F	2B3	2B2	GND	GND	2A2	2A3
G	2B5	2B4	V <sub>CC</sub>	V <sub>CC</sub>	2A4	2A5
н	2B7	2B6	NC	NC	2A6	2A7
J	2B8	NC	2DIR	2 <mark>0E</mark>	NC	2A8

(1) NC - No internal connection





# FUNCTION TABLE<sup>(1)</sup> (EACH 8-BIT SECTION)

CONTRO	L INPUTS	OUTPUT C	IRCUITS	OPERATION
ŌĒ	DIR	A PORT	<b>B PORT</b>	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
н	Х	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.

#### LOGIC DIAGRAM (POSITIVE LOGIC)





**To Seven Other Channels** 

#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the I	high-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the I	high or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> or GI	ND		±100	mA
		DGG package		70	
		DGV package		58	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		63	°C/W
		GQL/ZQL package		42	
		GRD/ZRD package		36	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (2)

(3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

### SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES495B-OCTOBER 2003-REVISED AUGUST 2006

# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
	Current current and	Operating	1.65	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	5.5	V
V	Output voltogo	High or low state	0	V <sub>CC</sub>	v
Vo	Output voltage	3-state	0	5.5	v
		V <sub>CC</sub> = 1.65 V		-4	
	Lich lovel output ourrent	V <sub>CC</sub> = 2.3 V		-8	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	ША
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	~ ^
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V	12		mA
		$V_{CC} = 3 V$		24	
$\Delta t / \Delta v$	Input transition rise or fall rate			5	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup> MAX	UNIT
		$I_{OH} = -100 \ \mu A$	1.65 V to 3.6 V	V <sub>CC</sub> – 0.2	
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2	
		$I_{OH} = -8 \text{ mA}$	2.3 V	1.7	V
V <sub>OH</sub>		I <sub>OH</sub> = -12 mA	2.7 V	2.2	v
		$I_{OH} = -12 \text{ IIIA}$	3 V	2.4	
		$I_{OH} = -24 \text{ mA}$	3 V	2.2	
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V	0.2	
		I <sub>OL</sub> = 4 mA	1.65 V	0.45	
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA	2.3 V	0.7	V
		I <sub>OL</sub> = 12 mA	2.7 V	0.4	
		I <sub>OL</sub> = 24 mA	3 V	0.55	1
I <sub>I</sub>	Control inputs	V <sub>1</sub> = 0 to 5.5 V	3.6 V	±ŧ	μA
		V <sub>1</sub> = 0.58 V		15	
		V <sub>I</sub> = 1.07 V	1.65 V	-15	
		V <sub>1</sub> = 0.7 V	2.2.1/	45	
I <sub>I(hold)</sub>	A or B port	V <sub>I</sub> = 1.7 V	2.3 V	-45	μA
		V <sub>1</sub> = 0.8 V	2.1/	75	
		V <sub>1</sub> = 2 V	3 V	-75	
		$V_1 = 0$ to 3.6 V <sup>(2)</sup>	3.6 V	±500	
I <sub>off</sub>		$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0	±10	μA
$I_{OZ}^{(3)}$		$V_{O} = 0 V \text{ or } (V_{CC} \text{ to } 5.5 V)$	2.3 V to 3.6 V	±5	μA
		$V_1 = V_{CC} \text{ or } GND$	2.6.1/	20	
I <sub>CC</sub>		$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(4)} \qquad \textbf{I}_{\text{O}} = 0$	3.6 V	20	μΑ
$\Delta I_{CC}$		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V	500	μA
Ci	Control inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V	5	pF
Cio	A or B port	$V_{O} = V_{CC}$ or GND	3.3 V	7.5	pF

 All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 This is the bus-hold maximum dynamic current required to switch the input from one state to another.
 For the total leakage current in an I/O port, consult the I<sub>I(hold)</sub> specification for the input voltage condition 0 V < V<sub>I</sub> < V<sub>CC</sub>, and the I<sub>OZ</sub> specification for the input voltage conditions V<sub>I</sub> = 0 V or V<sub>I</sub> = V<sub>CC</sub> to 5.5 V. The bus-hold current, at input voltage greater than V<sub>CC</sub>, is negligible.

(4) This applies in the disabled state only.

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	$ \begin{array}{c c} V_{CC} = 1.8 \ V \\ \pm \ 0.15 \ V \\ \end{array} \begin{array}{c} V_{CC} = 2.5 \ V \\ \pm \ 0.2 \ V \\ \end{array} \begin{array}{c} V_{CC} = 2.7 \ V \\ \pm \ 0.3 \end{array} \begin{array}{c} V_{CC} = 3.7 \ V \\ \pm \ 0.3 \end{array} $				V <sub>CC</sub> = 2.7 V		3.3 V 3 V	UNIT	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	1.5	7.1	1	4.5	1	4.7	1	4	ns
t <sub>en</sub>	OE	A or B	1.5	8.9	1	5.6	1.5	6.7	1.5	5.5	ns
t <sub>dis</sub>	OE	A or B	1.5	11.9	1	6.8	1.5	7.1	1.5	6.6	ns
t <sub>sk(o)</sub>										1	ns

# SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES495B-OCTOBER 2003-REVISED AUGUST 2006




#### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER			V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
<u> </u>	Power dissipation capacitance Outputs enabled		f = 10 MHz	36	36	40	рF
C <sub>pd</sub>	per transceiver	Outputs disabled		3	3	4	ρг

#### SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES495B-OCTOBER 2003-REVISED AUGUST 2006

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Ω</sub> = 50 Ω.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - D. The outputs are measured one at a time, with one transition per
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH} \, \text{and} \, t_{PHL}$  are the same as  $t_{pd}.$
  - H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms

6-Dec-2006

#### **PACKAGING INFORMATION**

Texas ruments

www ti com

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finisl	n MSL Peak Temp <sup>(3)</sup>
74LVCH16245ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH16245ADGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH16245ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16245ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16245ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16245ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16245ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16245ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16245AGQLR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVCH16245AGRDR	ACTIVE	BGA MI CROSTA R JUNI OR	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVCH16245AZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVCH16245AZRDR	ACTIVE	BGA MI CROSTA R JUNI OR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder



# PACKAGE OPTION ADDENDUM

6-Dec-2006


temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

 $\bigcirc$  Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated