TMS320F28035 TMS320F28035PAGQ Piccolo Microcontroller IC

Features

Image

Key Features

High-Efficiency 32-Bit CPU (TMS320C28x)

60 MHz (16.67-ns Cycle Time)

16 × 16 and 32 × 32 MAC Operations

16 × 16 Dual MAC

Harvard Bus Architecture

Atomic Operations

Fast Interrupt Response and Processing

Unified Memory Programming Model

Code-Efficient (in C/C++ and Assembly)

Programmable Control Law Accelerator (CLA)

32-Bit Floating-Point Math Accelerator

Executes Code Independently of the Main CPU

Endianness: Little Endian

JTAG Boundary Scan Support

IEEE Standard 1149.1-1990 Standard Test Access Port and Boundary Scan Architecture

Low Cost for Both Device and System:

Single 3.3-V Supply

No Power Sequencing Requirement

Integrated Power-on Reset and Brown-out Reset

Low Power

No Analog Support Pins

Clocking:

Two Internal Zero-Pin Oscillators

On-Chip Crystal Oscillator and External Clock Input

Watchdog Timer Module

Missing Clock Detection Circuitry