The official website - Shenzhen Mingjiada Electronic Co., LTD
Online

HY57V561620

HY57V561620
Part No.: HY57V561620
MFG: Hynix Hynix
D/C: 13+RoHs
Packing: TSOP54
Original price: 32.5
QTY: 78005
PDF:
Order hotline: 86755-83294757
To view the Promotion price, Please Register Or Login
Description: 100% 全新原装 (New and original)
More

  • Search image
  • Add to Favorites
  • Add cart
Detailed description

  批发与零售价位不同,无法一一明示,详情请通过邮件或客服咨询(国内销售部电话:0755-83957301,企业QQ: 2850151585), 由于电子元器件价格不稳定,时常有稍许变动,本公司未能及时调整,如您觉得售价不适,请与我们说明并适当议价,谢谢支持。

 
 
HY57V561620
4Banks x 4M x 16Bit Synchronous DRAM
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Revision 1.8 / Apr.01
DESCRIPTION
The HY57V561620T is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications
which require large memory density and high bandwidth. HY57V561620 is organized as 4 banks of 4,194,304x16. 
The HY57V561620T is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and
outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very
high bandwidth. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline ( CAS latency of 2 or 3), the number of consecutive read or write
cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined
design is not restricted by a `2N` rule.)
FEATURES
 Single 3.3V ± 0.3V power supply
 All device pins are compatible with LVTTL interface
 JEDEC standard 400mil 54pin TSOP-II with 0.8mm 
of pin pitch
 All inputs and outputs referenced to positive edge of 
system clock
 Data mask function by UDQM and LDQM
 Internal four banks operation
 
 
 
 Auto refresh and self refresh
 8192 refresh cycles / 64ms 
 Programmable Burst Length and Burst Type
 - 1, 2, 4, 8 and Full Page for Sequential Burst
 - 1, 2, 4 and 8 for Interleave Burst
 Programmable CAS Latency ;  2, 3 Clocks
 
 
 
Because of wholesale price is different from sample price, our website can not state.  Please send your required part number via email to Sales@hkmjd.com or add our skype id mjdccm898 for online talking. As well as welcome you call us : 0755-83957301  We will send offer for you;  Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !
The product that related to the HY57V561620
The product type that related to the HY57V561620
Part No. MFG D/C Packing QTY Description PDF
 HY50-P/SP21  LEM  13+RoHS  DIP-6  5000  全新原装正品现货(New and original in stock)
 HY50-P/SP  LEM  13+RoHS  DIP-16  5000  全新原装正品现货(New and original in stock)
 HY50-P  LEM  13+RoHS  DIP6  5000  全新原装正品现货(New and original in stock)
 HY57V161610DTC-8  Hynix  13+RoHS  TSOP-50  23000  全新原装Hynix Brand new in stock
 HY57V161610ET-7  Hynix  13+RoHS  TSOP50  5510  100%进口原装 New in stock
 HY57V161610FTP-6  Hynix  13+RoHS  TSOP50  4700  全新原装Hynix Brand new in stock
 HY57V561620BT-H  Hynix  13+RoHS  TSSOP  25400  全新原装Hynix Brand new in stock
 HY57V561620CT-HI  Hynix  13+RoHS  TSOP54  45000  100%进口原装 New in stock
Copyright © 2012-2013 Shenzhen Mingjiada Electronic Co., LTD. All Rights Reserved 粤ICP备05062024号-14
Tel:86755-83294757    Fax:0755-83957753    Mail:sales@hkmjd.com
Address:Room 1239,1241 New Asia Guoli Building, Zhenzhong Road, Futian District, Shenzhen city, China